179

```
1010101000 1010000101
                                                             -0.740951
                               // W0752 2048 = -0.671559
     1010100111_1010000110
                               // W0753 2048 = -0.673829
                                                             -0.738887
     1010100110_1010000111
                               // W0754 2048 = -0.676093
                                                             -0.736817
     1010100100 1010001001
                               // W0756 2048 = -0.680601
                                                             -0.732654
     1010100001 1010001011
                               // W0758 2048 = -0.685084
                                                             -0.728464
5
     1010100000 1010001100
                               // W0759 2048 = -0.687315
                                                             -0.726359
                               // W0760_2048 = -0.689541
     1010011111_1010001101
                                                             -0.724247
     1010011101_1010001111
                               // W0762_2048 = -0.693971
                                                             -0.720003
     1010011010 1010010010
                               // W0764 2048 = -0.698376
                                                             -0.715731
     1010011001 1010010011
                               // W0765 2048 = -0.700569
                                                             -0.713585
10
     1010011000 1010010100
                               // W0766 2048 = -0.702755
                                                             -0.711432
     1010010110_1010010110
                               // W0768_2048 = -0.707107
                                                             -0.707107
     1010010100_1010011000
                               // W0770 2048 = -0.711432
                                                              -0.702755
      1010010011 1010011001
                               // W0771 2048 = -0.713585
                                                              -0.700569
      1010010010 1010011010
                               // W0772 2048 = -0.715731
                                                              -0.698376
15
     1010001111_1010011101
1010001101_1010011111
                               // W0774 2048 = -0.720003
                                                              -0.693971
                               // W0776_2048 = -0.724247
                                                              -0.689541
      1010001100 1010100000
                               // W0777 2048 = -0.726359
                                                              -0.687315
                               // W0778 2048 = -0.728464
      1010001011 1010100001
                                                              -0.685084
      1010001001 1010100100
                               // W0780 2048 = -0.732654
                                                              -0.680601
20
      1010000111 1010100110
                               // W0782 2048 = -0.736817
                                                              -0.676093
                               // W0783_2048 = -0.738887
      1010000110_1010100111
                                                              -0.673829
                                // W0784_2048 = -0.740951
      1010000101_1010101000
                                                              -0.671559
      1010000011 1010101010
                                // W0786 2048 = -0.745058
                                                              -0.667000
25
      1010000000_1010101101
                                il W0768 2048 = -0.749136
                                                              -0.662416
      1001111111 1010101110
                                // W0789 2048 = -0.751165
                                                              -0.660114
      1001111110_10101011111
                                // W0790_2048 = -0.753187
                                                              -0.657807
      1001111100_1010110010
                                // W0792_2048 = -0.757209
                                                              -0.653173
      1001111010 1010110100
                               ·// W0794 2048 = -0.761202
                                                              -0.648514
                                // W0795 2048 = -0.763188
                                                              -0.646176
30
      1001111001 1010110101
      1001111000 1010110110
                                // W0796 2048 = -0.765167
                                                              -0.643832
      1001110110 1010111001
                                // W0798 2048 = -0.769103
                                                              -0.639124
      1001110100_1010111011
                                // W0800_2048 = -0.773010
                                                              -0.634393
                                // W0801_2048 = -0.774953
                                                              -0.632019
      1001110011_1010111100
                                // W0802 2048 = -0.776888
                                                              -0.629638
35
      1001110010 1010111110
      1001110000 1011000000
                                // W0804 2048 = -0.780737
                                                              -0.624859
      1001101110 1011000011
                                // W0806 2048 = -0.784557
                                                              -0.620057
      1001101101_1011000100
1001101100_1011000101
                                // W0807_2048 = -0.786455
// W0808_2048 = -0.788346
                                                              -0.617647
                                                              -0.615232
      1001101010 1011000111
                                // W0810 2048 = -0.792107
                                                              -0.610383
40
                                // W0812 2048 = -0.795837
      1001101001 1011001010
                                                              -0.605511
      1001101000 1011001011
                                // W0813 2048 = -0.797691
                                                              -0.603067
      1001100111_1011001100
                                // W0814_2048 = -0.799537
                                                              -0.600616
                                // W0816_2048 = -0.803208
      1001100101_1011001111
                                                              -0.595699
      1001100011 1011010010
                                // W0818 2048 = -0.806848
                                                              -0.590760
45
      1001100010 1011010011
                                // W0819 2048 = -0.808656
                                                              -0.588282
      1001100001 1011010100
                                // W0820 2048 = -0.810457
                                                              -0.585798
      1001011111_1011010111
                                // W0822_2048 = -0.814036
// W0824_2048 = -0.817585
                                                              -0.580814
      1001011101_1011011001
                                                              -0.575808
      1001011100 1011011010
                                // W0825 2048 = -0.819348
                                                              -0.573297
50
      1001011100 1011011100
                                // W0826 2048 = -0.821103
                                                              -0.570781
                                // W0828_2048 = -0.824589
      1001011010_1011011110
                                                              -0.565732
      1001011000_1011100001
                                // W0830_2048 = -0.828045
                                                              -0.560662
      1001010111_1011100010
                                // W0831_2048 = -0.829761
                                                              -0.558119
      1001010110 1011100100
                                // W0832 2048 = -0.831470
                                                              -0.555570
55
                                // W0834<sup>2</sup>048 = -0.834863
                                                              -0.550458
      1001010101_1011100110
```

```
1001010011_1011101001
                                 // W0836 2048 = -0.838225
                                                                 -0.545325
      1001010010 1011101010
                                 // W0837 2048 = -0.839894
                                                                 -0.542751
      1001010001 1011101011
                                 // W0838 2048 = -0.841555
                                                                 -0.540171
      1001001111_1011101110
                                 // W0840 2048 = -0.844854
                                                                 -0.534998
      1001001110_1011110001
 5
                                 // W0842_2048 = -0.848120
                                                                 -0.529804
      1001001101_1011110010
                                 // W0843 2048 = -0.849742
                                                                 -0.527199
      1001001100 1011110011
                                 // W0844 2048 = -0.851355
                                                                 -0.524590
                                 // W0846 2048 = -0.854558
      1001001010 1011110110
                                                                 -0.519356
                                 // W0848_2048 = -0.857729
// W0849_2048 = -0.859302
      1001001001 1011111001
                                                                 -0.514103
      1001001000_1011111010
1001000111_1011111011
10
                                                                 -0.511469
                                 // W0850 2048 = -0.860867
                                                                 -0.508830
      1001000110 1011111110
                                 // W0852^{-}2048 = -0.863973
                                                                 -0.503538
                                 // W0854 2048 = -0.867046
      1001000100 1100000001
                                                                 -0.498228
      1001000011_1100000010
                                 // W0855<sup>2</sup>048 = -0.868571
                                                                 -0.495565
      1001000011_1100000100
1001000001_1100000110
                                 // W0856^{-}2048 = -0.870087
15
                                                                 -0.492898
                                 // W0858 2048 = -0.873095
                                                                 -0.487550
      1000111111 1100001001
                                 // W0860 2048 = -0.876070
                                                                 -0.482184
      1000111111 1100001010
                                 // W0861 2048 = -0.877545
                                                                 -0.479494
      1000111110 1100001100
                                 // W0862 2048 = -0.879012
                                                                 -0.476799
      // W0864_2048 = -0.881921
20
                                                                 -0.471397
                                 // W0866_2048 = -0.884797
                                                                 -0.465976
                                 // W0867 2048 = -0.886223
                                                                 -0.463260
      1000111010 1100010100
                                 // W0868 2048 = -0.887640
                                                                 -0.460539
      1000111000 1100010111
                                 // W0870 2048 = -0.890449
                                                                 -0.455084
      1000110111_1100011010
1000110110_1100011011
1000110101_1100011101
                                 // W0872_2048 = -0.893224
// W0873_2048 = -0.894599
25
                                                                 -0.449611
                                                                 -0.446869
                                 // W0874 2048 = -0.895966
                                                                 -0.444122
      1000110100 1100011111
                                 // W0876 2048 = -0.898674
                                                                 -0.438616
      1000110011 1100100010
                                 // W0878 2048 = -0.901349
                                                                 -0.433094
      1000110010 1100100100
30
                                 // W0879 2048 = -0.902673
                                                                 -0.430326
      1000110001_1100100101
1000110000_1100101000
                                 // W0880_2048 = -0.903989
                                                                 -0.427555
                                 // W0882 2048 = -0.906596
                                                                 -0.422000
      1000101111_1100101011
                                 // W0884 2048 = -0.909168
                                                                 -0.416430
      1000101110 1100101100
                                 // W0885 2048 = -0.910441
                                                                 -0.413638
35
      1000101101 1100101110
                                 // W0886 2048 = -0.911706
                                                                 -0.410843
      1000101100 1100110001
                                 // W0888 2048 = -0.914210
                                                                 -0.405241
      1000101011_1100110011
1000101010_1100110101
                                 // W0890_2048 = -0.916679
                                                                 -0.399624
                                 // W0891_2048 = -0.917901
                                                                 -0.396810
      1000101001 1100110110
                                 // W0892 2048 = -0.919114
                                                                 -0.393992
                                 // W0894 2048 = -0.921514
40
      1000101000 1100111001
                                                                 -0.388345
      1000100111 1100111100
                                 // W0896 2048 = -0.923880
                                                                 -0.382683
                                 // W0897_2048 = -0.925049
      1000100110_1100111110
                                                                 -0.379847
      1000100110_1100111111
                                 // W0898_2048 = -0.926210
                                                                 -0.377007
      1000100101_1101000010
                                 // W0900 2048 = -0.928506
                                                                 -0.371317
      1000100011 1101000101
45
                                 // W0902 2048 = -0.930767
                                                                 -0.365613
      1000100011 1101000110
                                 // W0903 2048 = -0.931884
                                                                 -0.362756
      1000100010 1101001000
                                 // W0904<sup>2</sup>048 = -0.932993
                                                                 -0.359895
      1000100001_1101001011
                                 // W0906 2048 = -0.935184
                                                                 -0.354164
                                 // W0908<sup>2</sup>048 = -0.937339
      1000100000 1101001110
                                                                 -0.348419
50
      1000100000 1101001111
                                 // W0909 2048 = -0.938404
                                                                 -0.345541
                                 // W0910^{-}2048 = -0.939459
      1000011111 1101010001
                                                                 -0.342661
      1000011110_1101010100
1000011101_1101010110
                                 // W0912_2048 = -0.941544
// W0914_2048 = -0.943593
                                                                 -0.336890
                                                                 -0.331106
      1000011100_1101011000
                                 // W0915_2048 = -0.944605
                                                                 -0.328210
55
      1000011100 1101011001
                                 // W0916 2048 = -0.945607
                                                                 -0.325310
      1000011011_1101011100 // W0918_2048 = -0.947586
                                                                 -0.319502
```

```
1000011010 1101011111
                                // W0920 2048 = -0.949528
                                                                -0.313682
      1000011001_1101100001
1000011001_1101100010
                                // W0921 2048 = -0.950486
                                                                -0.310767
                                // W0922_2048 = -0.951435
                                                                -0.307850
      1000011000 1101100101
                                // W0924 2048 = -0.953306
                                                                -0.302006
                                // W0926 2048 = -0.955141
 5
      1000010111 1101101000
                                                                -0.296151
      1000010111 1101101010
                                // W0927 2048 = -0.956045
                                                                -0.293219
      1000010110_1101101011
1000010101_1101101110
                                // W0928_2048 = -0.956940
                                                                -0.290285
                                // W0930 2048 = -0.958703
                                                                -0.284408
      1000010100 1101110001
                                // W0932 2048 = -0.960431
                                                                -0.278520
10
      1000010100 1101110011
                                // W0933 2048 = -0.961280
                                                                -0.275572
      // W0934 2048 = -0.962121
                                                                -0.272621
                                // W0936_2048 = -0.963776
                                                                -0.266713
      1000010010_1101111010
                                // W0938_2048 = -0.965394
                                                                -0.260794
      1000010001 1101111100
                                // W0939 2048 = -0.966190
                                                                -0.257831
15
      1000010001_1101111110
                                // W0940 2048 = -0.966976
                                                                -0.254866
      1000010000_1110000001
                                // W0942^{-}2048 = -0.968522
                                                                -0.248928
      1000001111_1110000100
1000001111_1110000101
                                // W0944_2048 = -0.970031
                                                                -0.242980
                                 // W0945^{-}2048 = -0.970772
                                                                -0.240003
      1000001111 1110000111
                                 // W0946 2048 = -0.971504
                                                                -0.237024
      1000001110 1110001010
                                 // W0948 2048 = -0.972940
                                                                -0.231058
20
      1000001101 1110001101
                                 // W0950 2048 = -0.974339
                                                                -0.225084
      1000001101_1110001110
                                 // W0951_2048 = -0.975025
                                                                -0.222094
      1000001100_1110010000
                                 // W0952_2048 = -0.975702
                                                                -0.219101
      1000001100_1110010011
                                 // W0954 2048 = -0.977028
                                                                -0.213110
25
      1000001011 1110010110
                                 // W0956^{-}2048 = -0.978317
                                                                -0.207111
      1000001011_1110010111
                                 // W0957^{-}2048 = -0.978948
                                                                -0.204109
      1000001010_1110011001
1000001010_1110011100
1000001001_1110011111
                                 // W0958_2048 = -0.979570
// W0960_2048 = -0.980785
                                                                -0.201105
                                                                -0.195090
                                 // W0962 2048 = -0.981964
                                                                -0.189069
      1000001001 1110100001
                                 // W0963 2048 = -0.982539
30
                                                                -0.186055
                                 // W0964 2048 = -0.983105
                                                                -0.183040
      1000001001 1110100010
      1000001000 1110100101
                                 // W0966 2048 = -0.984210
                                                                -0.177004
      // W0968_2048 = -0.985278
                                                                -0.170962
                                 // W0969_2048 = -0.985798
                                                                -0.167938
      1000000111 1110101100
35
                                 // W0970 2048 = -0.986308
                                                                -0.164913
      1000000111_1110101111
                                 // W0972 2048 = -0.987301
                                                                -0.158858
      1000000110_1110110010
                                 // W0974 2048 = -0.988258
                                                                -0.152797
      1000000110_1110110011
1000000110_1110110101
                                 // W0975_2048 = -0.988722
                                                                -0.149765
                                 // W0976_2048 = -0.989177
                                                                -0.146730
      1000000101 1110111000
                                // W0978 2048 = -0.990058
40
                                                                -0.140658
                                 // W0980 2048 = -0.990903
      1000000101 1110111011
                                                                -0.134581
      1000000100 1110111101
                                 // W0981 2048 = -0.991311
                                                                -0.131540
      1000000100_1110111110
                                 // W0982_2048 = -0.991710
// W0984_2048 = -0.992480
                                                                -0.128498
      1000000100_1111000001
                                                                -0.122411
      1000000011_1111000100
45
                                 // W0986 2048 = -0.993212
                                                                -0.116319
      1000000011 1111000110
                                 // W0987 2048 = -0.993564
                                                                -0.113271
      1000000011_1111001000
1000000011_1111001011
1000000010_1111001110
                                 // W0988 2048 = -0.993907
                                                                -0.110222
                                 // W0990_2048 = -0.994565
// W0992_2048 = -0.995185
                                                                -0.104122
                                                                -0.098017
       1000000010 1111001111
                                 // W0993 2048 = -0.995481
50
                                                                -0.094963
       1000000010 1111010001
                                 // W0994 2048 = -0.995767
                                                                -0.091909
       1000000010_1111010100
                                 // W0996 2048 = -0.996313
                                                                 -0.085797
       1000000010_1111010111
                                 // W0998_2048 = -0.996820
                                                                 -0.079682
                                 // W0999_2048 = -0.997060
       1000000010_1111011001
                                                                 -0.076624
       1000000001 1111011010 // W1000 2048 = -0.997290
                                                                 -0.073565
55
       1000000001 1111011101 // W1002 2048 = -0.997723
                                                                 -0.067444
```

```
1000000001 1111100001
                                 // W1004_2048 = -0.998118
                                                               -0.061321
        1000000001 11111100010
                                 // W1005_2048 = -0.998302
        1000000001 11111100100
                                                               -0.058258
                                 // W1006_2048 = -0.998476
        1000000001_1111100111
                                                               -0.055195
                                 // W1008_2048 = -0.998795
        1000000000_1111101010
   5
                                                               -0.049068
                                 // W1010_2048 = -0.999078
                                                               -0.042938
        1000000000 11111101100
                                 // W1011_2048 = -0.999205
                                                              -0.039873
        1000000000 1111101101
                                 // W1012_2048 = -0.999322
                                                              -0.036807
        100000000_1111110000
                                 // W1014 2048 = -0.999529
        1000000000_1111110011
                                                              -0.030675
                                 // W1016_2048 = -0.999699
  10
                                                              -0.024541
        1000000000_1111110101
                                 // W1017_2048 = -0.999769
// W1018_2048 = -0.999831
                                                              -0.021474
        1000000000 1111110111
        100000000 1111111010
                                                              -0.018407
                                 // W1020_2048 = -0.999925
        100000000 1111111101
                                                              -0.012272
                                 // W1022<sup>2</sup>048 = -0.999981
                                                              -0.006136
        1000000000_1111111110
                                // W1023_2048 = -0.999995
                                                              -0.003068
  15
        10000000000000000011
                                // W1026_2048 = -0.999981
                                                              +0.006136
        100000000 0000001000
                                // W1029_2048 = -0.999882
        100000000 0000001101
                                                              +0.015339
                                // W1032_2048 = -0.999699
                                                              +0.024541
       100000000000000010001
                                // W1035_2048 = -0.999431
       1000000000_0000010110
                                                              +0.033741
                                // W1038_2048 = -0.999078
 20
       1000000001_0000011011
                                                              +0.042938
                                // W1041 2048 = -0.998640
                                                              +0.052132
       1000000001 0000011111
                                // W1044_2048 = -0.998118
// W1047_2048 = -0.997511
       1000000001 0000100100
                                                              +0.061321
       1000000010 0000101001
                                                              +0.070505
                                // W1050_2048 = -0.996820
       1000000010 0000101101
                                                              +0.079682
                                // W1053_2048 = -0.996045
                                                             +0.088854
 25
       1000000010_0000110010
                                // W1056_2048 = -0.995185
                                                             +0.098017
       1000000011_0000110111
                                // W1059_2048 = -0.994240
                                                             +0.107172
       1000000011 0000111100
                                // W1062_2048 = -0.993212
       100000100 0001000000
                                                             +0.116319
                                // W1065_2048 = -0.992099
       1000000101 0001000101
                                                             +0.125455
                                // W1068_2048 = -0.990903
       1000000101_0001001010
 30
                                                             +0.134581
                               // W1071 2048 = -0.989622
                                                             +0.143695
       1000000110_0001001110
                               // W1074_2048 = -0.988258
      +0.152797
                                                             +0.161886
       1000001000 0001011100
                                                             +0.170962
                               // W1083_2048 = -0.983662
                                                             +0.180023
 35
      1000001001 0001100001
                               // W1086_2048 = -0.981964
      1000001010 0001100101
                                                             +0.189069
                               // W1089_2048 = -0.980182
                                                             +0.198098
      1000001011_0001101010
                               // W1092_2048 = -0.978317
// W1095_2048 = -0.976370
      1000001100_0001101111
                                                             +0.207111
      1000001101 0001110011
                                                             +0.216107
                               // W1098_2048 = -0.974339
      1000001110_0001111000 // W1101_2048 = -0.972226
40
                                                             +0.225084
                                                             +0.234042
      1000001111 0001111100
                              // W1104 2048 = -0.970031
      1000010001_0010000001
                                                             +0.242980
                               // W1107_2048 = -0.967754
      1000010010_0010000110
                                                            +0.251898
                              // W1110_2048 = -0.965394
      1000010011 0010001010
                                                            +0.260794
                               // W1113_2048 = -0.962953
45
      1000010100 0010001111
                                                            +0.269668
                               // W1116_2048 = -0.960431
                                                            +0.278520
      1000010110 0010010011
                               // W1119_2048 = -0.957826
      1000010111_0010011000
1000011000_0010011100
                                                            +0.287347
                              // W1122<sup>2</sup>048 = -0.955141
                                                            +0.296151
                              // W1125_2048 = -0.952375
                                                            +0.304929
      1000011010 0010100001
                              // W1128_2048 = -0.949528
50
      1000011011 0010100101
                                                            +0.313682
                              // W1131_2048 = -0.946601
                                                            +0.322408
      1000011101 0010101010
                              // W1134 2048 = -0.943593
                                                            +0.331106
     1000011110_0010101110
                              // W1137 2048 = -0.940506
                                                            +0.339777
     1000100000_0010110010
                              // W1140_2048 = -0.937339
                                                            +0.348419
      1000100010_0010110111
                              // W1143_2048 = -0.934093
     1000100011_0010111011 // W1146_2048 = -0.930767
                                                            +0.357031
55
     1000100101_0011000000 // W1149_2048 = -0.927363
                                                            +0.365613
                                                            +0.374164
```

```
1000100111 0011000100
                              // W1152_2048 = -0.920380
                                                            +0.382683
     1000101001 0011001000
                              // W1155 2048 = -0.920318
                                                            +0.391170
     1000101011 0011001101
                              // W1158 2048 = -0.916679
                                                            \pm 0.399624
     1000101101 0011010001
                              // W1161 2048 = -0.912962
                                                            +0.408044
                              // W1164<sup>2</sup>048 = -0.909168
     1000101111 0011010101
                                                            +0.416430
5
     1000110000_0011011001
                              // W1167_2048 = -0.905297
                                                            +0.424780
     1000110011 0011011110
                              // W1170 2048 = -0.901349
                                                            +0.433094
     1000110101 0011100010
                               // W1173 2048 = -0.897325
                                                            +0.441371
     1000110111 0011100110
                              // W1176 2048 = -0.893224
                                                            +0.449611
     1000111001 0011101010
                              // W1179_2048 = -0.889048
                                                             +0.457813
10
     1000111011_0011101111
                               // W1182_2048 = -0.884797
                                                             +0.465976
     1000111101 0011110011
                               // W1185 2048 = -0.880471
                                                             +0.474100
     1000111111 0011110111
                               // W1188 2048 = -0.876070
                                                             +0.482184
     1001000010 0011111011
                               // W1191 2048 = -0.871595
                                                             +0.490226
                               // W1194_2048 = -0.867046
     1001000100 0011111111
15
                                                             +0.498228
                               // W1197_2048 = -0.862424
     1001000110 0100000011
                                                             +0.506187
                               // W1200 2048 = -0.857729
                                                             +0.514103
     1001001001 0100000111
     1001001011 0100001011
                               // W1203 2048 = -0.852961
                                                             +0.521975
     1001001110 0100001111
                               // W1206 2048 = -0.848120
                                                             +0.529804
                               // W1209_2048 = -0.843208
      1001010000_0100010011
20
                                                             +0.537587
      1001010011_0100010111
                               // W1212_2048 = -0.838225
                                                             +0.545325
                               // W1215 2048 = -0.833170
      1001010101_0100011011
                                                             +0.553017
      1001011000 0100011111
                               // W1218 2048 = -0.828045
                                                             +0.560662
                               // W1221 2048 = -0.822850
      1001011011 0100100011
                                                             +0.568259
                               // W1224_2048 = -0.817565
// W1227_2048 = -0.812251
      1001011101 0100100111
25
                                                             +0.575808
      1001100000 0100101011
                                                             +0.583309
                               // W1230 2048 = -0.806848
      1001100011 0100101110
                                                             +0.590760
                               // W1233 2048 = -0.801376
      1001100110 0100110010
                                                             +0.598161
      1001101001 0100110110
                               // W1236 2048 = -0.795837
                                                             +0.605511
      1001101011 0100111010
                               // W1239_2048 = -0.790230
// W1242_2048 = -0.784557
30
                                                             +0.612810
      1001101110_0100111101
                                                             +0.620057
      1001110001_0101000001
                               // W1245_2048 = -0.778817
                                                             +0.627252
                               // W1248 2048 = -0.773010
      1001110100 0101000101
                                                             +0.634393
      1001110111 0101001000
                               // W1251 2048 = -0.767139
                                                             +0.641481
                               // W1254 2048 = -0.761202
      1001111010 0101001100
                                                             +0.648514
35
                               // W1257_2048 = -0.755201
// W1260_2048 = -0.749136
      1001111101 0101010000
                                                             +0.655493
      1010000000 0101010011
                                                             +0.662416
      1010000100 0101010111
                               // W1263 2048 = -0.743008
                                                             +0.669283
      1010000111 0101011010
                               // W1266 2048 = -0.736817
                                                             +0.676093
      1010001010 0101011110 // W1269 2048 = -0.730563
40
                                                             +0.682846
                               // W1272_2048 = -0.724247
// W1275_2048 = -0.717870
      1010001101_0101100001
                                                             +0.689541
      1010010000 0101100100
                                                             +0.696177
                               // W1278 2048 = -0.711432
      1010010100 0101101000
                                                             +0.702755
                               // W1281 2048 = -0.704934
      1010010111 0101101011
                                                             +0.709273
                               // W1284 2048 = -0.698376
45
      1010011010 0101101110
                                                             +0.715731
                               // W1287_2048 = -0.691759
// W1290_2048 = -0.685084
                                                             +0.722128
      1010011110 0101110010
      1010100001 0101110101
                                                             +0.728464
      1010100101 0101111000
                               // W1293 2048 = -0.678350
                                                             +0.734739
      1010101000 0101111011
                               // W1296 2048 = -0.671559
                                                             +0.740951
50
      1010101100 0101111111
                               // W1299 2048 = -0.664711
                                                             +0.747101
                               // W1302_2048 = -0.657807
      1010101111_0110000010
                                                             +0.753187
                               // W1305 2048 = -0.650847
      1010110011 0110000101
                                                             +0.759209
      1010110110 0110001000
                               // W1308 2048 = -0.643832
                                                             +0.765167
      1010111010 0110001011
                               // W1311 2048 = -0.636762
                                                             +0.771061
      +0.776888
55
                                                             +0.782651
```

```
1011000101_0110010100  // W1320_2048 = -0.615232
1011001001_0110010111  // W1323_2048 = -0.607950
                                                              +0.788346
                                                              +0.793975
      1011001100 0110011001
                                // W1326 2048 = -0.600616
                                                              +0.799537
                                // W1329 2048 = -0.593232
      1011010000 0110011100
                                                              +0.805031
 5
      1011010100 0110011111
                                // W1332 2048 = -0.585798
                                                              +0.810457
                                // W1335_2048 = -0.578314
      1011011000 0110100010
                                                              +0.815814
      1011011100_0110100100
                                // W1338 2048 = -0.570781
                                                              +0.821103
      1011100000 0110100111
                                // W1341 2048 = -0.563199
                                                              +0.826321
      1011100100 0110101010
                                // W1344 2048 = -0.555570
                                                              +0.831470
      1011100111_0110101100
                               // W1347 2048 = -0.547894
10
                                                              +0.836548
      1011101011_0110101111
                                // W1350_2048 = -0.540171
                                                              +0.841555
      1011101111_0110110001
                                // W1353_2048 = -0.532403
                                                              +0.846491
      1011110011 0110110100
                               // W1356 2048 = -0.524590
                                                              +0.851355
      1011110111_0110110110
                                // W1359 2048 = -0.516732
                                                              +0.856147
15
      1011111011 0110111001
                                // W1362 2048 = -0.508830
                                                              +0.860867
                                // W1365_2048 = -0.500885
      1100000000 0110111011
                                                              +0.865514
      1100000100_0110111101
                                // W1368 2048 = -0.492898
                                                              +0.870087
                                // W1371<sup>2</sup>048 = -0.484869
      1100001000 0111000000
                                                              +0.874587
      1100001100 0111000010
                                // W1374<sup>2</sup>048 = -0.476799
                                                              +0.879012
20
      1100010000 0111000100
                                // W1377 2048 = -0.468689
                                                              +0.883363
                               // W1380_2048 = -0.460539
// W1383_2048 = -0.452350
      1100010100 0111000110
                                                              +0.887640
      1100011000_0111001001
                                                              +0.891841
      1100011101_0111001011
                                // W1386_2048 = -0.444122
                                                              +0.895966
      1100100001 0111001101
                                // W1389 2048 = -0.435857
                                                              +0.900016
25
      1100100101 0111001111
                                // W1392 2048 = -0.427555
                                                              +0.903989
      1100101001 0111010001
                                // W1395 2048 = -0.419217
                                                              +0.907886
                                // W1398_2048 = -0.410843
// W1401_2048 = -0.402435
      1100101110 0111010011
                                                              +0.911706
      1100110010 0111010101
                                                              +0.915449
      1100110110 0111010111
                                // W1404 2048 = -0.393992
                                                              +0.919114
30
                                // W1407<sup>2</sup>048 = -0.385516
      1100111011 0111011000
                                                              +0.922701
                                // W1410^{-}2048 = -0.377007
      1100111111 0111011010
                                                              +0.926210
      1101000011 0111011100
                                // W1413 2048 = -0.368467
                                                              +0.929641
                                // W1416_2048 = -0.359895
      1101001000 0111011110
                                                              +0.932993
      1101001100 0111011111
                                // W1419_2048 = -0.351293
                                                              +0.936266
35
      1101010001_0111100001
                                // W1422 2048 = -0.342661
                                                              +0.939459
                                // W1425 2048 = -0.334000
      1101010101 0111100011
                                                              +0.942573
      1101011001 0111100100
                                // W1428 2048 = -0.325310
                                                              +0.945607
      1101011110 0111100110
                                // W1431_2048 = -0.316593
// W1434_2048 = -0.307850
                                                              +0.948561
      1101100010_0111100111
                                                              +0.951435
40
      1101100111 0111101001
                                // W1437 2048 = -0.299080
                                                              +0.954228
      1101101011 0111101010
                                // W1440 2048 = -0.290285
                                                              +0.956940
                                // W1443 2048 = -0.281465
      1101110000 0111101011
                                                              +0.959572
      1101110100 0111101101
                                // W1446 2048 = -0.272621
                                                              +0.962121
                                // W1449_2048 = -0.263755
      1101111001_0111101110
                                                              +0.964590
45
      1101111110 0111101111
                                // W1452_2048 = -0.254866
                                                              +0.966976
      1110000010 0111110000
                                // W1455 2048 = -0.245955
                                                              +0.969281
      1110000111 0111110001
                                // W1458 2048 = -0.237024
                                                              +0.971504
      1110001011 0111110011
                                // W1461 2048 = -0.228072
                                                              +0.973644
                                // W1464_2048 = -0.219101
      1110010000 01111110100
                                                              +0.975702
50
      1110010100 0111110101
                                // W1467 2048 = -0.210112
                                                              +0.977677
      1110011001 01111110110 // W1470 2048 = -0.201105
                                                              +0.979570
                               // W1473<sup>2</sup>048 = -0.192080
      1110011110 0111110110
                                                              +0.981379
                                // W1476<sup>2</sup>048 = -0.183040
      1110100010 0111110111
                                                              +0.983105
      1110100111_0111111000 // W1479_2048 = -0.173984
                                                              +0.984749
55
      1110101100_0111111001
                               // W1482_2048 = -0.164913
                                                              +0.986308
      1110110000 01111111010 // W1485 2048 = -0.155828
                                                              +0.987784
```

٦,

-0.371317

```
1110110101 0111111010 // W1488 2048 = -0.146730
                                                              +0.989177
     1110111010 0111111011
                               // W1491 2048 = -0.137620
                                                              +0.990485
     1110111110_0111111100
                               // W1494 2048 = -0.128498
                                                              ÷0.991710
                               // W1497_2048 = -0.119365
// W1500_2048 = -0.110222
     1111000011 0111111100
                                                              +0.992850
     1111001000_0111111101
5
                                                              +0.993907
     1111001100 0111111101
                               // W1503 2048 = -0.101070
                                                              +0.994879
     1111010001 0111111110
                               // W1506 2048 = -0.091909
                                                              +0.995767
     1111010110 01111111110
                               // W1509 2048 = -0.082740
                                                              +0.996571
                               // W1512_2048 = -0.073565
// W1515_2048 = -0.064383
     1111011010 01111111111
                                                              +0.997290
10
     1111011111_0111111111
                                                              +0.997925
     1111100100_0111111111
                               // W1518 2048 = -0.055195
                                                              +0.998476
     1111101000 0111111111
                               // W1521 2048 = -0.046003
                                                              +0.998941
     1111101101 01111111111
                               // W1524 2048 = -0.036807
                                                              +0.999322
                               // W1527_2048 = -0.027608
// W1530_2048 = -0.018407
     1111110010_01111111111
                                                              +0.999619
     1111110111_01111111111
15
                                                              +0.999831
      1111111011 0111111111
                               // W1533 2048 = -0.009204
                                                              +0.999958
                                        Listing 17
          // 512 point FFT twiddle factor coefficients (Radix 4+2).
20
          // Coefficients stored as non-fractional 10 bit integers (scale 1).
          // Real Coefficient (cosine value) is coefficient high-byte.
          // Imaginary Coefficient (sine value) is coefficient low-byte.
      011111111_000000000 // W0000_0512 = +1.000000
25
                                                              -0.000000
      0111111111 1111111010
                               // W0001 0512 = +0.999925
                                                              -0.012272
      0111111111 1111110011
                                // W0002 0512 = +0.999699
                                                              -0.024541
      0111111111 1111101101
                                // W0003 0512 = +0.999322
                                                              -0.036807
     // W0004 0512 = +0.998795
                                                              -0.049068
                               // W0005_0512 = +0.998118
30
                                                              -0.061321
                                // W0006_0512 = +0.997290
                                                              -0.073565
      0111111110 1111010100
                               // W0007 0512 = +0.996313
                                                              -0.085797
      0111111110_1111001110
                                // W0008 0512 = +0.995185
                                                              -0.098017
      0111111101 11111001000
                                // W0009 0512 = +0.993907
                                                              -0.110222
      // W0010_0512 = +0.992480
35
                                                              -0.122411
                                // W0011 0512 = +0.990903
                                                              -0.134581
                                // W0012 0512 = +0.989177
      0111111010 1110110101
                                                              -0.146730
      0111111001 1110101111
                                // W0013 0512 = +0.987301
                                                              -0.158858
      0111111000_1110101000
                                // W0014 0512 = +0.985278
                                                              -0.170962
      0111110111 1110100010
0111110110 1110011100
                                // W0015 0512 = +0.983105
40
                                                              -0.183040
                                // W0016_0512 = +0.980785
                                                              -0.195090
      0111110101_1110010110
                                // W0017 0512 = +0.978317
                                                              -0.207111
      0111110100 1110010000
                                // W0018 0512 = +0.975702
                                                              -0.219101
      0111110010 1110001010
                                // W0019 0512 = +0.972940
                                                              -0.231058
      0111110001_1110000100
0111101111_1101111110
                                // W0020 0512 = +0.970031
45
                                                              -0.242980
                                // W0021_0512 = +0.966976
                                                              -0.254866
      0111101101 1101110111
                                // W0022 0512 = +0.963776
                                                              -0.266713
                                // W0023 0512 = +0.960431
      0111101100 1101110001
                                                              -0.278520
                                // W0024_0512 = +0.956940
      0111101010_1101101011
                                                              -0.290285
      0111101000 1101100101
0111100110 1101011111
                                // W0025_0512 = +0.953306
50
                                                              -0.302006
                                // W0026 0512 = +0.949528
                                                              -0.313682
      0111100100 1101011001
                                // W0027 0512 = +0.945607
                                                              -0.325310
                                // W0028 0512 = +0.941544
      0111100010 1101010100
                                                              -0.336890
                                // W0029 0512 = +0.937339
      0111100000 1101001110
                                                              -0.348419
                                // W0030_0512 = +0.932993
      0111011110_1101001000
55
                                                               -0.359895
```

0111011011_1101000010 // W0031_0512 = +0.928506

```
011:011001 1100111100 // W0032 0512 = +0.923880
                                                                 -0.382683
      0111010111_1100110110
                                 // W0033 0512 = +0.919114
                                                                 -0.393992
      0111010100_1100110001
0111010001_1100101011
                                 // W0034 0512 = +0.914210
                                                                 -0.405241
                                 // W0035 0512 = +0.909168
                                                                 -0.416430
                                 // W0036<sup>-</sup>0512 = +0.903989
      0111001111 1100100101
 5
                                                                 -0.427555
      0111001100 1100011111
                                 // W0037_0512 = +0.898674
                                                                 -0.438616
      0111001001_1100011010
0111000110_1100010100
                                 // W0038 0512 = +0.893224
                                                                 -0.449611
                                 // W0039_0512 = +0.887640
                                                                 -0.460539
      0111000100_1100001111
                                 // W0040 0512 = +0.881921
                                                                 -0.471397
10
                                 // W0041 0512 = +0.876070
      0111000001 1100001001
                                                                 -0.482184
      0110111101 1100000100
                                 // W0042 0512 = +0.870087
                                                                 -0.492898
      0110111010_1011111110
0110110111_1011111001
                                 // W0043_0512 = +0.863973
                                                                 -0.503538
                                 // W0044_0512 = +0.857729
                                                                 -0.514103
      0110110100_1011110011
                                 // W0045 0512 = +0.851355
                                                                 -0.524590
                                 // W0046 0512 = +0.844854
15
      0110110001 1011101110
                                                                 -0.534998
      0110101101 1011101001
                                 // W0047 0512 = +0.838225
                                                                 -0.545325
      0110101010_1011100100
                                 // W0048_0512 = +0.831470
                                                                 -0.555570
      0110100110_1011011110
                                 // W0049_0512 = +0.824589
                                                                 -0.565732
      0110100011_1011011001
                                 // W0050 0512 = +0.817585
                                                                 -0.575808
20
      0110011111 1011010100
                                 // W0051^{-}0512 = +0.810457
                                                                 -0.585798
      0110011011 1011001111
                                 // W0052<sup>-</sup>0512 = +0.803208
                                                                 -0.595699
      0110010111_1011001010
0110010100_1011000101
0110010000_1011000000
                                 // W0053<sup>0512</sup> = +0.795837
                                                                 -0.605511
                                 // W0054_0512 = +0.788346
                                                                 -0.615232
                                 // W0055 0512 = +0.780737
                                                                 -0.624859
25
      0110001100 1010111011
                                 // W0056 0512 = +0.773010
                                                                 -0.634393
                                 // W0057<sup>-</sup>0512 = +0.765167
      0110001000 1010110110
                                                                 -0.643832
                                 // W0058 0512 = +0.757209
      0110000100 1010110010
                                                                 -0.653173
      0110000000 1010101101
                                 // W0059 0512 = +0.749136
                                                                 -0.662416
      0101111011_1010101000
0101110111_1010100100
                                 // W0060_0512 = +0.740951
                                                                 -0.671559
30
                                 // W0061 0512 = +0.732654
                                                                 -0.680601
      0101110011 1010011111
                                 // W0062 0512 = +0.724247
                                                                 -0.689541
                                 // W0063 0512 = +0.715731
      0101101110 1010011010
                                                                 -0.698376
      0101101010 1010010110
                                 // W0064 0512 = +0.707107
                                                                 -0.707107
      0101100110_1010010010
0101100001_1010001101
                                 // W0065_0512 = +0.698376
                                                                 -0.715731
35
                                 // W0066 0512 = +0.689541
                                                                 -0.724247
      0101011100_1010001001
                                 // W0067 0512 = +0.680601
                                                                 -0.732654
      0101011000 1010000101
                                 // W0068 0512 = +0.671559
                                                                 -0.740951
      0101010011 1010000000
                                 // W0069 0512 = +0.662416
                                                                 -0.749136
      0101001110 1001111100
                                 // W0070^{-}0512 = +0.653173
                                                                 -0.757209
      0101001010_1001111000
0101000101_1001110100
40
                                 // W0071_0512 = +0.643832
                                                                 -0.765167
                                 // W0072 0512 = +0.634393
                                                                 -0.773010
      0101000000 1001110000
                                 // W0073 0512 = +0.624859
                                                                 -0.780737
                                 // W0074 0512 = +0.615232
      0100111011 1001101100
                                                                 -0.788346
      0100110110 1001101001
                                 // W0075 0512 = +0.605511
                                                                 -0.795837
      0100110001_1001100101
0100101100_1001100001
45
                                 // W0076_0512 = +0.595699
                                                                 -0.803208
                                 // W0077_0512 = +0.585798
                                                                 -0.810457
                                 // W0078 0512 = +0.575808
      0100100111 1001011101
                                                                 -0.817585
                                 // W0079 0512 = +0.565732
      0100100010 1001011010
                                                                 -0.824589
      0100011100 1001010110
                                 // W0080 0512 = +0.555570
                                                                 -0.831470
      0100010111_1001010011
0100010010_1001001111
50
                                 // W0081_0512 = +0.545325
                                                                 -0.838225
                                 // W0082_0512 = +0.534998
                                                                 -0.844854
      0100001101 1001001100
                                 // W0083 0512 = +0.524590
                                                                 -0.851355
      0100000111 1001001001
                                 // W0084_0512 = +0.514103
                                                                 -0.857729
      0100000010_1001000110
                                 // W0085 0512 = +0.503538
                                                                 -0.863973
      0011111100_1001000011  // W0086_0512 = +0.492898
0011110111_1000111111  // W0087_0512 = +0.482184
55
                                                                 -0.870087
                                                                 -0.876070
```

```
0011110001 1000111100 // W0088 0512 = \pm 0.471397
                                                            -0.881921
     0011101100 1000111010
                              // W0089 0512 = +0.460539
                                                            -0.887640
     0011100110_1000110111
                              // W0090 0512 = +0.449611
                                                            -0.893224
     0011100001_1000110100
0011011011_1000110001
                              // W0091 0512 = +0.438616
                                                            -0.898674
5
                              // W0092 0512 = +0.427555
                                                            -0.903989
     0011010101 1000101111
                              // W0093 0512 = +0.416430
                                                            -0.909168
     0011001111_1000101100 //W0094_0512 = +0.405241
                                                            -0.914210
                              // W0095_0512 = +0.393992
     0011001010 1000101001
                                                            -0.919114
     0011000100_1000100111
                              // W0096_0512 = +0.382683
                                                            -0.923880
10
     0010111110_1000100101
                              // W0097 0512 = +0.371317
                                                            -0.928506
     0010111000 \ 1000100010 \ // \ W0098 \ 0512 = +0.359895
                                                            -0.932993
     0010110010 1000100000
                              // W0099<sup>-</sup>0512 = +0.348419
                                                            -0.937339
     0010101100 1000011110
                              // W0100 0512 = +0.336890
                                                            -0.941544
     0010100111_1000011100
0010100001_1000011010
                              // W0101 0512 = +0.325310
                                                            -0.945607
15
                              // W0102 0512 = +0.313682
                                                            -0.949528
     0010011011 1000011000
                              // W0103 0512 = +0.302006
                                                            -0.953306
                              // W0104 0512 = +0.290285
     0010010101 1000010110
                                                            -0.956940
     // W0105_0512 = +0.278520
                                                            -0.960431
                              // W0106_0512 = +0.266713
                                                            -0.963776
20
                              // W0107 0512 = +0.254866
                                                            -0.966976
     0001111100 1000001111
                              // W0108 0512 = +0.242980
                                                            -0.970031
     0001110110 1000001110
                              // W0109 0512 = +0.231058
                                                            -0.972940
     0001110000 1000001100
                              // W0110 0512 = +0.219101
                                                            -0.975702
     0001101010_1000001011
0001100100_1000001010
                              // W0111_0512 = +0.207111
                                                            -0.978317
25
                              // W0112_0512 = +0.195090
                                                            -0.980785
     0001011110 1000001001
                              // W0113 0512 = +0.183040
                                                            -0.983105
     0001011000 1000001000
                              // W0114 0512 = +0.170962
                                                            -0.985278
                              // W0115_0512 = +0.158858
     0001010001 1000000111
                                                            -0.987301
     0001001011_1000000110
0001000101_1000000101
                              // W0116_0512 = +0.146730
                                                            -0.989177
                              // W0117_0512 = +0.134581
30
                                                            -0.990903
     0000111111_100000100
                              // W0118 0512 = +0.122411
                                                            -0.992480
     0000111000 1000000011
                              // W0119 0512 = +0.110222
                                                            -0.993907 _
                              // W0120 0512 = +0.098017
     0000110010 1000000010
                                                            -0.995185
     0000101100 1000000010
                              // W0121 0512 = +0.085797
                                                            -0.996313
     // W0122_0512 = +0.073565
35
                                                            -0.997290
                              // W0123 0512 = +0.061321
                                                            -0.998118
     0000011001 1000000001
                              // W0124 0512 = +0.049068
                                                            -0.998795
     0000010011 1000000000
                              // W0125 0512 = +0.036807
                                                            -0.999322
     0000001101 1000000000
                              // W0126 0512 = +0.024541
                                                            -0.999699
     // W0127_0512 = +0.012272
40
                                                            -0.999925
                              // W0128 0512 = +0.000000
                                                            -1.000000
      1111111010_1000000000 // W0129_0512 = -0.012272
                                                            -0.999925
      1111110011 1000000000
                              // W0130 0512 = -0.024541
                                                            -0.999699
     1111100111 1000000001
                              // W0132 0512 = -0.049068
                                                            -0.998795
      1111011010 1000000001
45
                              // W0134 0512 = -0.073565
                                                            -0.997290
      1111010100_1000000010
                               // W0135 0512 = -0.085797
                                                            -0.996313
     1111001110 1000000010
                              // W0136 0512 = -0.098017
                                                            -0.995185
     1111000001 1000000100
                              // W0138 0512 = -0.122411
                                                            -0.992480
                              // W0140 0512 = -0.146730
      1110110101 1000000110
                                                            -0.989177
                              // W0141_0512 = -0.158858
     1110101111_1000000111
1110101000_1000001000
50
                                                            -0.987301
                              // W0142 0512 = -0.170962
                                                            -0.985278
     1110011100 1000001010
                              // W0144 0512 = -0.195090
                                                            -0.980785
     1110010000 1000001100
                              // W0146 0512 = -0.219101
                                                            -0.975702
      1110001010_1000001110 // W0147_0512 = -0.231058
                                                            -0.972940
                              // W0148_0512 = -0.242980
      1110000100 1000001111
55
                                                            -0.970031
      1101110111 1000010011
                              // W0150 0512 = -0.266713
                                                            -0.963776
```

```
1101101011 1000010110 // W0152 0512 = -0.290285
                                                               -0.956940
      1101100101_1000011000
                                // W0153_0512 = -0.302006
                                                               -0.953306
      1101011111 1000011010
1101010100 1000011110
                                // W0154 0512 = -0.313682
                                                               -0.949528
                                // W0156 0512 = -0.336890
                                                               -0.941544
      1101001000 1000100010
 5
                                // W0158 0512 = -0.359895
                                                               -0.932993
                                // W0159 0512 = -0.371317
      1101000010 1000100101
                                                               -0.928506
      1100111100 1000100111
                                // W0160<sup>-</sup>0512 = -0.382683
                                                               -0.923880
      1100110001_1000101100
1100100101_1000110001
                                // W0162_0512 = -0.405241
                                                               -0.914210
                                // W0164^{-}0512 = -0.427555
                                                               -0.903989
10
      1100011111 1000110100
                                // W0165 0512 = -0.438616
                                                               -0.898674
                                // W0166 0512 = -0.449611
      1100011010 1000110111
                                                               -0.893224
      1100001111_1000111100
1100000100_1001000011
                                // W0168 0512 = -0.471397
                                                               -0.881921
                                // W0170 0512 = -0.492898
                                                               -0.870087
      1011111110_1001000110
1011111001_1001001001
                                // W0171 0512 = -0.503538
                                                               -0.863973
                                // W0172 0512 = -0.514103
15
                                                               -0.857729
      1011101110 1001001111
                                // W0174 0512 = -0.534998
                                                               -0.844854
                                // W0176 0512 = -0.555570
      1011100100_1001010110
                                                               -0.831470
      1011011110_1001011010
1011011001_1001011101
                                // W0177_0512 = -0.565732
                                                               -0.824589
                                // W0178 0512 = -0.575808
                                                               -0.817585
20
      1011001111_1001100101
                                // W0180 0512 = -0.595699
                                                               -0.803208
      1011000101 1001101100
                                // W0182 0512 = -0.615232
                                                               -0.788346
      1011000000_1001110000
                                // W0183 0512 = -0.624859
                                                               -0.780737
      // W0184_0512 = -0.634393
                                                               -0.773010
                                // W0186_0512 = -0.653173
                                                               -0.757209
25
                                // W0188 0512 = -0.671559
                                                               -0.740951
      1010100100 1010001001
                                // W0189 0512 = -0.680601
                                                               -0.732654
      1010011111 1010001101
                                // W0190 0512 = -0.689541
                                                               -0.724247
      1010010110_1010010110
                                // W0192_0512 = -0.707107
                                                               -0.707107
      1010001101_1010011111
1010001001_1010100100
                                // W0194 0512 = -0.724247
                                                               -0.689541
30
                                // W0195 0512 = -0.732654
                                                               -0.680601
      1010000101_1010101000
                                // W0196 0512 = -0.740951
                                                              -0.671559
      1001111100 1010110010
                                // W0198 0512 = -0.757209
                                                               -0.653173
                                // W0200 0512 = -0.773010
      1001110100 1010111011
                                                               -0.634393
      // W0201_0512 = -0.780737
                                                               -0.624859
35
                                // W0202 0512 = -0.788346
                                                               -0.615232
                                // W0204 0512 = -0.803208
                                                               -0.595699
      1001011101 1011011001
                                // W0206 0512 = -0.817585
                                                               -0.575808
      1001011010 1011011110
                                // W0207 0512 = -0.824589
                                                               -0.565732
      1001010110_1011100100
                                // W0208 0512 = -0.831470
                                                               -0.555570
      1001001111 1011101110
1001001001 1011111001
40
                                // W0210_0512 = -0.844854
                                                               -0.534998
                                // W0212<sup>-</sup>0512 = -0.857729
                                                               -0.514103
      1001000110_1011111110
                                // W0213 0512 = -0.863973
                                                               -0.503538
      1001000011 1100000100
                                // W0214 0512 = -0.870087
                                                               -0.492898
      1000111100 1100001111
                                // W0216 0512 = -0.881921
                                                               -0.471397
      1000110111_1100011010
1000110100_1100011111
45
                                // W0218_0512 = -0.893224
                                                               -0.449611
                                // W0219_0512 = -0.898674
                                                               -0.438616
      1000110001 1100100101
                                // W0220 0512 = -0.903989
                                                               -0.427555
                                // W0222 0512 = -0.914210
      1000101100 1100110001
                                                               -0.405241
                                // W0224 0512 = -0.923880
      1000100111 1100111100
                                                               -0.382683
                                // W0225_0512 = -0.928506
      1000100101 1101000010
50
                                                               -0.371317
      1000100010 1101001000
                                // W0226 0512 = -0.932993
                                                               -0.359895
      1000011110 1101010100
                                // W0228 0512 = -0.941544
                                                               -0.336890
                                // W0230 0512 = -0.949528
      1000011010 1101011111
                                                               -0.313682
                                // W0231_0512 = -0.953306
      1000011000_1101100101
                                                              -0.302006
                               // W0232_0512 = -0.956940
      1000010110_1101101011
55
                                                              -0.290285
      1000010011 1101110111 // W0234 0512 = -0.963776
                                                              -0.266713
```

```
1000001111 1110000100 // W0236 0512 = -0.970031
                                                            -0.242980
     1000001110 1110001010
                              // W0237 0512 = -0.972940
                                                            -0.231058
     1000001100 1110010000
                              // W0238 0512 = -0.975702
                                                            -0.219101
     1000001010_1110011100 // W0240_0512 = -0.980785
                                                            -0.195090
5
     1000001000_1110101000
                              // W0242 0512 = -0.985278
                                                            -0.170962
     1000000111 1110101111
                              // W0243 0512 = -0.987301
                                                            -0.158858
                              // W0244 0512 = -0.989177
     1000000110 1110110101
                                                            -0.146730
     1000000100 1111000001
                              // W0246 0512 = -0.992480
                                                            -0.122411
     1000000010_1111001110
1000000010_1111010100
                              // W0248_0512 = -0.995185
                                                            -0.098017
10
                              // W0249 0512 = -0.996313
                                                            -0.085797
     1000000001 1111011010
                              // W0250^{-}0512 = -0.997290
                                                            -0.073565
      1000000001 11111100111
                              // W0252 0512 = -0.998795
                                                            -0.049068
                              // VV0254 0512 = -0.999699
      1000000000 11111110011
                                                            -0.024541
      1000000000_1111111010
                              // W0255 0512 = -0.999925
                                                            -0.012272
                              // W0258 0512 = -0.999699
15
      1000000000 0000001101
                                                            +0.024541
      1000000001 0000011111
                              // W0261 0512 = -0.998118
                                                            +0.061321
                              // W0264 0512 = -0.995185
      1000000010 0000110010
                                                            +0.098017
                              // W0267_0512 = -0.990903
      1000000101 0001000101
                                                            +0.134581
                             // W0270_0512 = -0.985278
      1000001000 0001011000
                                                            +0.170962
      1000001011_0001101010
20
                              // W0273_0512 = -0.978317
                                                            +0.207111
                              // W0276 0512 = -0.970031
      1000001111_0001111100
                                                            +0.242980
      1000010100 0010001111
                              // W0279 0512 = -0.960431
                                                            +0.278520
                              // W0282<sup>-</sup>0512 = -0.949528
      1000011010 0010100001
                                                            +0.313682
      1000100000 0010110010
                              // W0285_0512 = -0.937339
                                                            +0.348419
25
      1000100111_0011000100
                              // W0288_0512 = -0.923880
                                                            +0.382683
      1000101111 0011010101
                              // W0291 0512 = -0.909168
                                                            +0.416430
      1000110111 0011100110
                              // W0294 0512 = -0.893224
                                                            +0.449611
                              // W0297 0512 = -0.876070
      1000111111 0011110111
                                                            +0.482184
                              // W0300_0512 = -0.857729
      1001001001 0100000111
                                                            +0.514103
      1001010011_0100010111
                              // W0303_0512 = -0.838225
30
                                                            +0.545325
      1001011101_0100100111
                              // W0306_0512 = -0.817585
                                                            +0.575808
      1001101001 0100110110
                              // W0309 0512 = -0.795837
                                                            +0.605511
      1001110100 0101000101
                              // W0312^{-}0512 = -0.773010
                                                            +0.634393
                              // W0315 0512 = -0.749136
      1010000000 0101010011
                                                            +0.662416
35
      1010001101 0101100001
                              // W0318 0512 = -0.724247
                                                            +0.689541
      1010011010_0101101110
                              // W0321_0512 = -0.698376
                                                            +0.715731
      1010101000_0101111011
                              // W0324 0512 = -0.671559
                                                            +0.740951
      1010110110 0110001000
                              // W0327<sup>-</sup>0512 = -0.643832
                                                            +0.765167
                              // W0330 0512 = -0.615232
      1011000101 0110010100
                                                            +0.788346
40
      1011010100 0110011111
                              // W0333 0512 = -0.585798
                                                            +0.810457
      1011100100_0110101010
                               // W0336_0512 = -0.555570
                                                            +0.831470
      1011110011_0110110100
                              // W0339 0512 = -0.524590
                                                            +0.851355
                              // W0342 0512 = -0.492898
      1100000100 0110111101
                                                            +0.870087
                               // W0345 0512 = -0.460539
      1100010100 0111000110
                                                            +0.887640
                               // W0348 0512 = -0.427555
45
      1100100101 0111001111
                                                            +0.903989
      1100110110_0111010111
                               // W0351 0512 = -0.393992
                                                            +0.919114
      1101001000_0111011110
                               // W0354 0512 = -0.359895
                                                            +0.932993
      1101011001 0111100100
                               // W0357 0512 = -0.325310
                                                            +0.945607
                               // W0360 0512 = -0.290285
      1101101011 0111101010
                                                            +0.956940
50
      1101111110 0111101111
                               // W0363 0512 = -0.254866
                                                            +0.966976
      1110010000_0111110100
                               // W0366 0512 = -0.219101
                                                            +0.975702
      1110100010 0111110111
                               // W0369 0512 = -0.183040
                                                            +0.983105
                              // W0372 0512 = -0.146730
      1110110101 0111111010
                                                            +0.989177
      1111001000 0111111101
                               // W0375 0512 = -0.110222
                                                            +0.993907
      1111011010 0111111111
                              // W0378 0512 = -0.073565
55
                                                            +0.997290
      1111101101 0111111111
                              // W0381 0512 = -0.036807
                                                            +0.999322
```

Listing 18

```
/*FOLDBEGINS 0 0 "Copyright"*/
 5
      Copyright (c) Pioneer Digital Design Centre Limited
      NAME: pilloc_rtl.v
10
      PURPOSE: Pilot location
                    June 1997 BY: T. Foxcroft
      CREATED:
15
      MODIFIED:
      USED IN PROJECTS: cofdm only.
20
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "Defines"*/
      define FFTSIZE
                       2048
       define DATABINS
                         1705
      define SCATNUM
                           45
      'define SCALEFACTOR64Q 3792 //3x8192/sqrt(42)
25
      `define SCALEFACTOR16Q 3886 //3x8192/sqrt(10)*2
      'define SCALEFACTORQPS 2172 //3x8192/sqrt(2)*8
      'define AVERAGESF 12'hc49 //0.04x4096x32768/1705 = 3145
      /*FOLDENDS*/
      module chanest (clk, resync, in_valid, in_data, constellation,
30
                          u_symbol, us_pilots, uc_pilots, ct_pilots, out_tps, tps_valid,
                          uncorrected ig.
                          out_valid, outi, outq, c_symbol, incfreq, wrstrb, ramindata,
                          ramoutdata, ramaddr);
35.
      /*FOLDBEGINS 0 0 "i/o"*/
      input clk, resync, in valid;
      input [23:0] in data;
      input [1:0] constellation;
      output u symbol;
40
      output us_pilots, uc_pilots, ct_pilots:
      output out tos, tos valid;
      output [23:0] uncorrected ig:
      output out_valid;
      output [7:0] outi;
45
      output [7:0] outq;
      output c symbol;
      output incfreq;
      output wrstrb;
      output [23:0] ramindata;
50
      input [23:0] ramoutdata;
      output [10:0] ramaddr;
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "TPS location "*/
55
      reg [10:0] tpsloc;
      reg [4:0] tpscount;
```

```
always @(tpscount)
      begin
         case(tpscount)
         5'b000000: tpsloc = 34;
 5
         5'b00001: tpsloc = 50:
         5'b00010: tpsloc = 209;
         5'b00011: tpsloc = 346;
         5'b00100: tpsloc = 413;
         5'b00101: tpsloc = 569;
10
         5'b00110: tpsloc = 595;
         5'b00111: tpsloc = 688;
         5'b01000: tpsloc = 790;
         5'b01001: tpslcc = 901:
         5'b01010: tpsloc = 1073;
15
         5'b01011: tpsioc = 1219:
         5'b01100: tpsloc = 1262;
         5'b01101: tpsloc = 1286;
         5'b01110: tpsloc = 1469;
         5'b01111: tosloc = 1594;
20
         default: tpsloc = 1687;
         endcase
      end
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "continuous pilot location"*/
25
      reg [10:0] contloc;
      reg [5:0] contloccount;
      always @(contloccount)
      begin
         case(contloccount)
30
         6'b000000: contloc = 0;
         6'b000001: contloc = 48;
         6'b000010: contloc = 54;
         6'b000011: contloc = 87:
         6'b000100: contloc = 141:
35
         6'b000101: contloc = 156;
         6'b000110: contloc = 192;
         6'b000111: contloc = 201;
         6'b001000: contloc = 255;
         6'b001001: contloc = 279;
40
         6'b001010: contloc = 282;
         6'b001011: contloc = 333;
         6'b001100: contloc = 432:
         6'b001101: contloc = 450:
         6'b001110: contloc = 483;
45
         6'b001111: contloc = 525;
         6'b010000: contloc = 531;
         6'b010001: contloc = 618:
         6'b010010: contloc = 636:
         6'b010011: contloc = 714;
50
         6'b010100: contloc = 759;
         6'b010101: contloc = 765:
         6'b010110: contloc = 780:
         6'b010111: contloc = 804;
         6'b011000: contloc = 873:
         6'b011001: contloc = 888;
55
         6'b011010: contloc = 918;
```

```
6'b011011: contloc = 939:
         6'b011100: contloc = 942;
         6'b011101: contloc = 969:
         6'b011110: contloc = 984;
 5
         6'b011111: contloc = 1050:
         6'b100000: contloc = 1101:
         6'b100001: contloc = 1107:
         6'b100010: contloc = 1110:
         6'b100011: contloc = 1137;
10
         6'b100100: contloc = 1140;
         6'b100101: contloc = 1146:
         6'b100110: contloc = 1206:
         6'b100111: contloc = 1269:
         6'b101000: contloc = 1323:
15
         6'b101001: contloc = 1377:
         6'b101010: contloc = 1491;
         6'b101011: contloc = 1683:
         default: contloc = 1704;
         endcase
20
      end
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "continuous pilot location"*/
      /*reg [10:0] contloc [44:0];
      reg [5:0] contloccount:
25
      initial
      begin
         contloc[0] = 0; contloc[1] = 48; contloc[2] = 54; contloc[3] = 87; contloc[4] = 141;
         contloc[5] = 156; contloc[6] = 192; contloc[7] = 201; contloc[8] = 255; contloc[9] =
         279:
         contloc[10] = 282; contloc[11] = 333; contloc[12] = 432; contloc[13] = 450;
30
         contloc[14] = 483;
         contloc[15] = 525; contloc[16] = 531; contloc[17] = 618; contloc[18] =
         contloc[19] = 714:
         contloc[20] = 759; contloc[21] = 765; contloc[22] = 780; contloc[23] =
                                                                                      804:
35
         contloc[24] = 873;
         contloc[25] = 888; contloc[26] = 918; contloc[27] = 939; contloc[28] =
         contloc[29] = 969:
         contloc[30] = 984; contloc[31] = 1050; contloc[32] = 1101; contloc[33] = 1107;
         contloc[34] = 1110:
         contloc[35] = 1137; contloc[36] = 1140; contloc[37] = 1146; contloc[38] = 1206;
40
         contloc(39) = 1269:
         contloc[40] = 1323; contloc[41] = 1377; contloc[42] = 1491; contloc[43] = 1683;
         contloc[44] = 1704;
      end */
      /*FOLDENDS*/
45
      /*FOLDBEGINS 0 0 "Control vars"*/
      reg [1:0] constell;
      reg resynch;
      reg valid,valid0,valid1,valid2,valid3,valid4,valid5,valid6,valid7,valid8;
50
      reg [1:0] whichsymbol;
      reg [1:0] pwhichsymbol;
      reg incwhichsymbol;
      reg [23:0] fftdata;
      reg [10:0] fftcount;
55
      reg [10:0] tapcount:
      reg [3:0] count12:
```

```
reg [3:0] dcount12;
      reg ramdatavalid;
      reg tapinit;
      reg tapinit1,tapinit2;
 5
      req [7:0] nscat;
      reg pilot;
      reg tapload; //controls when the taps are loaded
      reg tapload2;
      reg shiftinnewtap;
10
      rea filtao;
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "Channel Est vars"*/
      reg [11:0] tapi [5:0];
      reg [11:0] tapq [5:0];
      reg [27:0] sumi;
15
      reg [27:0] sumq;
      reg [11:0] chani;
      reg [11:0] chang;
      wire [27:0] chani;
      wire [27:0] chanq_;
20
      reg [11:0] idata;
      reg [11:0] qdata;
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "RAM vars"*/
25
      reg [10:0] ramaddr;
      reg [10:0] pilotaddr;
      wire [10:0] ramaddr_;
      wire [10:0] ramaddrrev_;
      reg [23:0] ramindata;
30
      wire [23:0] ramoutdata;
      reg [23:0] ramout;
      reg [23:0] ramot;
      reg wrstrb;
      reg rwtoggle;
35
      reg framedata, framedata0;
      reg frav, firstfrav;
      reg [23:0] avchannel;
      reg [11:0] avchan;
      reg avlow;
40
      wire [23:0] avchan_;
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "Channel calc vars"*/
      reg chan val;
      reg chan_val0,chan_val1,chan_val2,chan_val3,chan_val4,out_valid;
      reg [23:0] sum;
45
      reg [11:0] sumsq;
      reg [11:0] sumsqtemp;
      reg [11:0] topreal;
       reg [11:0] topimag;
50
      reg [7:0] outi;
       reg [7:0] outitemp;
       reg [5:0] outitem;
       reg [7:0] outq;
       reg [10:0] prbs;
55
      //integer intsumi, intsumq,intsumsq,intouti,intouta:
      /*FOLDENDS*/
```

```
/*FOLDBEGINS 0 0 "uncorrected pilot vars"*/
      reg u_symbol;
      reg us pilots;
      reg uc pilots;
 5
      reg [23:0] uncorrected ig;
      reg [2:0] tps_pilots;
      reg [5:0] tpsmajcount;
      wire [5:0] tpsmajcount_;
      reg ct_pilots;
10
      reg out tps, tps valid;
      reg [1:0] pilotdata;
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "pilot locate vars"*/
      wire [1:0] which symbol;
15
      wire [10:0] cpoffset;
      wire [10:0] pilotramaddr;
      wire [23:0] pilotramin_;
      wire pilotwrstrb_;
      wire found pilots;
20
      reg pilotlocated;
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "sync function arrays"*/
      reg [11:0] sync0;
25
      reg [11:0] sync1;
      reg [11:0] sync2;
      reg [3:0] syncoffset;
      always @(dcount12 or valid1 or valid2)
      begin
30
         if(valid1 | valid2)
         syncoffset = 4'hc-dcount12:
         else
         syncoffset = dcount12;
      /*FOLDBEGINS 0 2 """*/
35
      case(syncoffset)
      4'h1:
      begin
            sync0 = 4046; sync1 = 272; sync2 = 95;
            end
40
            4'h2:
            begin
            sync0 = 3899; sync1 = 476; sync2 = 168;
            end
            4'h3:
45
            begin
            sync0 = 3661; sync1 = 614; sync2 = 217;
            end
            4'h4:
            begin
50
            sync0 = 3344; sync1 = 687; sync2 = 243;
            end
            4'h5:
            begin
            sync0 = 2963; sync1 = 701; sync2 = 248:
55
            end
            4'h6:
```

```
sync0 = 2534; sync1 = 665; sync2 = 234;
           end
           4'h7:
 5
           begin
           sync0 = 2076; sync1 = 590; sync2 = 205;
           end
           4'h8:
           begin
10
           sync0 = 1609; sync1 = 486; sync2 = 167:
           end
           4'h9:
           begin
           sync0 = 1152; sync1 = 364; sync2 = 123;
15
           end
           4'ha:
           begin
           sync0 = 722; sync1 = 237; sync2 = 78;
20
           end
           default
           begin
           sync0 = 334; sync1 = 113; sync2 = 36;
25
           endcase
           /*FOLDENDS*/
      end
      /*FOLDENDS*/
      always @(posedge clk)
30
      begin
      /*FOLDBEGINS 0 2 "Control "*/
         constell <= constellation;
         resynch <= resync;
         if(resynch)
35
         begin
         /*FOLDBEGINS 0 2 ""*/
            valid
                   <= 1'b0:
           valid0 <= 1'b0:
                    <= 1'b0:
           valid1
40
           valid2
                    <= 1'b0:
                    <= 1'b0:
           valid3
            valid4
                    <= 1'b0:
            valid5
                    <= 1'b0;
            valid6
                    <= 1'b0:
            valid7
45
                    <= 1'b0;
                    <= 1'b0:
            valid8
            fftcount <= 11'b0;
            ramdatavalid <= 1'b0;
            chan val <= 1'b0;
50
            tapinit <= 1'b0;
            tapinit1 <= 1'b0:
            tapinit2 <= 1'b0;
            rwtoggle <= 1'b0;
            /*FOLDENDS*/
55
         end
         else
```

```
begin
          /"FOLDBEGINS 0 2 ""*/
            valid <= in_valid;
            valid0 <= valid&&pilotlocated;
 5
            valid1 <= valid0:
            valid2 <= valid1:
            valid3 <= valid2;
            valid4 <= valid3:
            valid5 <= valid4;
10
            valid6 <= valid5;
            valid7 <= valid6;
            valid8 <= valid7;
            if(valid2)
15
               fftcount <= fftcount + 1'b1;
               chan_val <= valid4&&filtgo&&framedata;
               incwhichsymbol <= valid1&&(fftcount == (`FFTSIZE-1));
               if(incwhichsymbol)
               begin
20
               rwtoggle <= !rwtoggle;
               tapinit <= 1'b1;
               ramdatavalid <= 1'b1;
            end
            else if(valid6)
25
               tapinit <= 1'b0;
            tapinit1 <= tapinit;
            tapinit2 <= tapinit1;
30
            /*FOLDENDS*/
         end
         fftdata <= in data;
         /*FOLDBEGINS 0 0 "frame averager"*/
         if(resynch)
35
         begin
            frav
                 <= 1'b0:
            firstfrav <= 1'b0:
         end
         else
40
         begin
            if(chan_val&&framedata)
            frav <= 1'b1;
            else if(!framedata&&framedata0)
            frav <= 1'b0:
45
            if(chan_val&&framedata&&!frav)
            firstfrav <= 1'b1;
            else if(chan val)
            firstfrav <= 1'b0:
         /*FOLDBEGINS 0 2 "calculate 0.2 x mean channel amplitude"*/
         if(chan_val0)
50
         begin
              if(firstfrav)
              begin
                 avchannel <= avmult(sumsqtemp);
55
                 avchan <= avchan_[11:0];
              end
```

```
else
                avchannel <= avmult(sumsqtemp) + avchannel;</pre>
                end
                /*FOLDENDS*/
 5
                if(chan val1)
              avlow <= (sumsqtemp<avchan)? 1:0;
         end
        /*FOLDENDS*/
10
        if(resynch)
         begin
           framedata <= 1'b0;
           framedata0 <= 1'b0;
15
           tapload <= 1'b0:
         end
         else
         begin
           framedata0 <= framedata:
20
           if(incwhichsymbol&&(cpoffset==0))
              framedata <= 1;
              else if(ramdatavalid&&valid2&&(fftcount == (cpoffset - 1)))
              framedata <= 1;
              else if(valid2&&(fftcount == (cpoffset + `DATABINS)))
25
              framedata <= 0:
              tapload <= framedata;
         end
         filtgo <= ramdatavalid&&( valid2? tapload : filtgo);
         tapload2 <= valid&&tapload&&(count12==11)&&(fftcount!=0);
30
         pilot <= (count12==0);
         dcount12 <= count12;
         shiftinnewtap <= !((nscat == 139)||(nscat == 140)||(nscat == 141));
         if(incwhichsymbol)
35
         begin
           if(!ramdatavalid)
              whichsymbol <= pwhichsymbol;
              tapcount <= pwhichsymbol*2'b11 + cpoffset;
40
           end
           else
            begin
              whichsymbol <= whichsymbol + 1'b1;
                           <= {whichsymbol[1]^whichsymbol[0],!whichsymbol[0]}*2'b11 +
              tapcount
45
              cpoffset:
            end
            end
            else
            if(framedata)
50
            begin
            if(fftcount==cpoffset)
            begin
         /*FOLDBEGINS 0.4 "set up the counters"*/
         //count12 <= ((4-whichsymbol)&4'b0011)*3:
55
         count12 <= {whichsymbol[1]^whichsymbol[0], whichsymbol[0]}*2'b11;
         if(valid0)
```

```
nscat <= 8'b0;
                 /*FOLDENDS*/
            end
            else
 5
            begin
         /*FOLDBEGINS 0 4 """*/
         if(valid)
         begin
                    count12 <= (count12==11)? 4'b0 : count12 + 1'b1;
10
                    tapcount <= tapcount + 1'b1;
                    if(count12==11)
                       nscat <= nscat + 1'b1;
                       end
15
              /*FOLDENDS*/
              end
         end
         else
         begin
20
            if(tapinit2&&valid5)
            nscat <= 8'b0;
            if(tapinit)
            begin
              if(valid3||valid4||valid5&&(whichsymbol==2'b0))
25
              tapcount <= tapcount + 4'hc;
              else
              if(valid6)
                    tapcount <= tapcount +
            {whichsymbol[1]^whichsymbol[0],whichsymbol[0]}*2'b11 + 1'b1;
30
                    end
         end
         /*FOLDENDS*/
      /*FOLDBEGINS 0.2 "Channel Estimation"*/
      if(tapinit2)
35
      begin
         /*FOLDBEGINS 0.4 "Read in first 3 or 4 taps"*/
         if(valid5)
                 prbs <= alpha12(alpha(whichsymbol));
40
                 if(valid6||valid7||(valid8&&(whichsymbol==2'b0)))
                 prbs <= alpha12(prbs);
                 if(valid5)
                 begin
                 tapi[0] <= pseudo(ramout[23:12],1'b1);
45
                 tapi[1] <= pseudo(ramout[23:12],1'b1);
                 tapi[2] <= pseudo(ramout[23:12],1'b1);
                 tapi[3] <= pseudo(ramout[23:12],1'b1);
                 tapq[0] <= pseudo(ramout[11:0], 1'b1);
                 tapq[1] <= pseudo(ramout[11:0], 1'b1);
50
                 tapq[2] <= pseudo(ramout[11:0], 1'b1);
                 tapq[3] <= pseudo(ramout[11:0], 1'b1);
              else if(!((whichsymbol!=2'b0)&&valid8))
              begin
55
              tapi[5] <= tapi[4];
              tapi[4] \le tapi[3];
```

```
tapi[3] \le tapi[2];
               tapi[2] \le tapi[1];
               tapi[1] <= tapi[0];
               tapi[0] \le pseudo(ramout[23:12], prbs[0]):
 5
               tapq[5] \le tapq[4];
               tapq[4] \le tapq[3];
               tapq[3] \le tapq[2];
               tapq[2] \le tapq[1];
               tapq[1] \le tapq[0];
10
               tapq[0] \le pseudo(ramout[11:0], prbs[0]);
               end
               /*FOLDENDS*/
            end
15
            else if(framedata)
            begin
         /*FOLDBEGINS 0 4 "update taps in normal op."*/
         if(tapload2)
         begin
20
                  prbs <= alpha12(prbs);
                  tapi[5] \le tapi[4];
                  tapi[4] \le tapi[3];
                  tapi[3] \le tapi[2];
                  tapi[2] \le tapi[1];
25
                  tapi[1] \le tapi[0];
                  if(shiftinnewtap)
                     tapi[0] \le pseudo(ramout[23:12], prbs[0]);
                     tapq[5] \le tapq[4];
                     tapq[4] \le tapq[3];
30
                     tapq[3] \le tapq[2];
                     tapq[2] \le tapq[1];
                     tapq[1] \le tapq[0];
                     if(shiftinnewtap)
                     tapq[0] \le pseudo(ramout[11:0], prbs[0]);
35
                     end
                     /*FOLDENDS*/
         /*FOLDBEGINS 0 4 "Channel interpolate"*/
         if(pilot)
         begin
40
                  if(valid4)
                  begin
                     chani <= tapi[3];
                     chang <= tapg[3];
                  end
45
                  if(valid3)
                  begin
                     idata <= ramot[23:12];
                     qdata \le ramot[11:0];
                  end
50
                  end
                  else
                  begin
                  if(valid1)
                  begin
                                 mult(tapi[0],sync2) - mult(tapi[1],sync1);
55
                     sumi <=
                                 mult(tapq[0],sync2);
                     sumq <=
```

```
end
                  else if(valid2)
                   begin
                     sumi <= sumi + mult(tapi[2],sync0);
  5
                     sumq <= sumq + mult(tapq[2],sync0) - mult(tapq[1],sync1);</pre>
                   else if(valid3)
                   begin
10
                     sumi <= sumi + mult(tapi[3],sync0) - mult(tapi[4],sync1);</pre>
                     sumq <= sumq + mult(tapq[3],sync0) + 12'h800; //2048 for final round-
                     idata <= ramot[23:12];
                     qdata <= ramot[11:0];
15
                  end
                  else if(valid4)
                  begin
                     chani <= chani_[23:12];
                     chanq <= chanq_[23:12];
20
                  end
                  //intsumi = (chani[11])? {20'hfffff,chani[11:0]}:chani;
//intsumq = (chanq[11])? {20'hfffff,chanq[11:0]}:chanq;
                  //if(chan_val) $display(intsumi*intsumi+intsumq*intsumq);
25
                  /*FOLDENDS*/
             end
             end
             assign chani_ = sumi + mult(tapi[5],sync2) + 12'h800;
             assign chanq_ = sumq + mult(tapq[5],sync2) - mult(tapq[4],sync1);
30
             assign avchan_ = avchannel + 24'h000800;
             /*FOLDENDS*7
       /*FOLDBEGINS 0 2 "Calculate channel"*/
       always @(posedge clk)
       begin
35
             if(resynch)
             begin
               chan val0
                            <= 1'b0:
               chan val1
                            <= 1'b0:
               chan_val2
                            <= 1'b0;
40
               chan_val3
                            <= 1'b0:
               chan_val4
                            <= 1'b0;
               out_valid <= 1'b0;
            end
            else
45
            beain
               chan_val0 <= chan val;
               chan val1 <= chan val0;
               chan_val2 <= chan_val1;
               chan val3 <= chan val2;
50
               chan val4 <= chan val3;
               //out_valid <= chan_val4;
               out valid <= chan_val4&&ramdatavalid&&!pilotdata[1];
            end
            if(chan val)
55
               sumsqtemp <= sum[22:11];
               if(chan val0)
```

```
topreal <= sum_3::.;;
              if(chan val1)
              topimag \leq sum[23:12];
              if(chan_val2)
 5
              sumsq <= sum[23:12];
              if(chan_val3)
              begin
              outitemp <= divider(topreal,sumsq,(constell==0)):
              outitem <= divplussoft(topreal,sumsq,constell);
10
           if(chan val4)
           begin
              outq <= divider(topimag,sumsq,(constell==0));
15
              outi <= outitemp;
           end
           //intouti = (outi[7])? {24'hfffff,outi[7:0]}:outi;
           //intoutg = (outg[7])? {24'hfffff,outg[7:0]}:outg:
           //if(chan val&&ramdatavalid) $display(intsumi);
           //if(chan_val4&&ramdatavalid) $displayb(outitemp,,outitem);
20
           end
           always @(chan_val or chan_val0 or chan_val1 or chani or chanq or constell
                    or idata or qdata or sumsqtemp)
25
           if(chan val)
           sum = smult(chani,chani,1) + smult(chanq,chanq,1) + 24'h000400;
           else if(chan val0)
           sum = smult(idata,chani,1) + smult(qdata,chanq,1) + 24'h000800;
           else if(chan val1)
           sum = smult(qdata,chani,1) - smult(idata,chanq,1) + 24'h000800;
30
           else //chan val2
           begin
              case(constell)
35
                sum = smult(sumsqtemp, SCALEFACTORQPS,0) + 24'h000800;
                sum = smult(sumsqtemp,`SCALEFACTOR16Q,0) + 24'h000800;
                default:
                sum = smult(sumsqtemp, SCALEFACTOR64Q,0) + 24'h000800;
40
                endcase
           end
           end
           /*FOLDENDS*/
      /*FOLDBEGINS 0 2 "Extract Continual and scattered pilots for Freq + Sampling Error
         Block"*/
45
      always @(posedge clk)
      begin
           if(resynch)
           contloccount <= 6'b0;
50
           else
           if(ramdatavalid&&valid2&&(pilotaddr==contloc))
              contloccount <= (contloccount == 44)? 6'b0': contloccount + 1'b1;
              if(ramdatavalid&&valid2&&((pilotaddr==contloc)||pilot))
              uncorrected ig <= ramot:
55
              uc pilots <=
           ramdatavalid&&framedata&&(pilotaddr==contloc)&&valid2&&!resynch:
```

```
us_pilots <= ramdatavalid&&framedata&&pilot&&valid2&&!resynch;
               u_symbol <= !resynch&&ramdatavalid&&(valid2? (pilotaddr==0) : u_symbol);
               //$display(pilotaddr,,ramot[23:12],,valid2,,contloccount,,uncorrected_iq[
            23:12], uncorrected iq[11:0], uc_pilots, us_pilots);
 5
         /*FOLDENDS*/
       /*FOLDBEGINS 0 2 "Extract TPS pilots "*/
       always @(posedge clk)
10
       begin
            if(resynch)
            begin
               tpscount <= 5'b0;
               tps_pilots <= 3'b0;
15
               tps valid <= 1'b0:
               ct pilots <= 1'b0;
            end
            eise
            begin
             if(ramdatavalid&&valid2&&(pilotaddr==tpsloc))
20
             tpscount <= (tpscount[4])? 5'b0 : tpscount + 1'b1;
             tps_pilots[0] <= valid2? ramdatavalid&&framedata&&(pilotaddr==tpsloc) :
               tps pilots[0];
             tps_pilots[1] <= (chan_val? tps_pilots[0] : tps_pilots[1]);
25
             tps_pilots[2] <= tps_pilots[1]&&chan_val3:
             tps_valid <= (tpscount==0)&&tps_pilots[2];
             ct_pilots <= tps_pilots[2];
            end
            if(resynch)
30
               tpsmajcount <= 6'b0;
               else
               begin
               if(tps_pilots[2])
               beain
35
                 if(tpscount==0)
                 begin
                      tpsmaicount <= 6'b0:
                      out tps <= tpsmajcount [5];
                 end
40
                 else
                      tpsmajcount <= tpsmajcount;
            end
            if(resynch)
45
              pilotdata <= 2'b0:
              else
              begin
             if(valid2)
             pilotdata[0] <= ramdatavalid&&framedata&&(
50
                                       (pilotaddr==tpsloc)||
                                       (pilotaddr==contloc)||
                                       pilot
              pilotdata[1] <= chan_val0? pilotdata[0] : pilotdata[1]:
55
```

```
//$display(pii2.addr,,ramot[23:12],,valid2,,contloccount,,uncorrected_iq[2
           3:12],,uncorrected_iq[11:0],,uc_pilots,,us_pilots);
      //$display(valid2,,piiotdata[0],,pilotdata[1],,pilotdata[2],,ct_pilots....
      ,,out_valid,,pilotaddr);
 5
        end
        assign tpsmajcount = tps(topreal[11],tpscount,tpsmajcount);
        /*FOLDENDS*/
        /*FOLDBEGINS 1 2 "pilot locate control "*/
10
        always @(posedge clk)
        begin
           if(resynch)
           pilotlocated <= 1'b0;
           else
15
           if(found pilots)
           begin
                pilotlocated <= 1'b1:
                pwhichsymbol <= which_symbol + 2'b10;
              end
20
              end
              /*FOLDENDS*/
      /*FOLDBEGINS 0 2 "RAM"*/
      always @(posedge clk)
      begin
25
           ir(pilotlocated)
           begin
              wrstrb <= !valid0;
              if(valid)
                 ramindata <= fftdata;
                 pilotaddr <= ramaddr_ - cpoffset;
30
                 ramaddr <= rwtoggle? ramaddr : ramaddrrev ;
                 if(valid5) ramot <= ramout;
           end
           else
35
           begin
         /*FOLDBEGINS 0 4 """*/
         wrstrb <= pilotwrstrb_;
         ramindata <= pilotramin
         ramaddr <= pilotramaddr_;
40
         /*FOLDENDS*/
           end
           ramout <= ramoutdata;
         assign ramaddr_ = (tapinit||framedata&&(valid2&&(count12==11)))? tapcount :
45
         fftcount:
         assign ramaddrrev =
         {ramaddr_[0],ramaddr_[1],ramaddr_[2],ramaddr_[3],ramaddr_[4],ramaddr_[5],
         ramaddr_[6],ramaddr_[7],ramaddr_[8],ramaddr_[9],ramaddr_[10]};
50
                                      /*FOLDENDS*/
                                      assign c_symbol = whichsymbol[0];
      /*FOLDBEGINS 0 0 """*/
      always @(posedge clk)
55
      begin
```

```
//$display(chan_val,,framedata,,frav,,firstfrav,,,,valid2,,valid4,,out_valid
          ,,avchannel,,avchan,,sumsqtemp,,,avlow,,chan val1,,);
          //$display(tps valid,,out tps,,tpscount,,tps pilots[2]);
          //$display(in_data,,filtgo,,valid4,,tapload,,,nscat,,count12,,fftcount,,incw
  5
          hichsymbol...
          //tapcount,,ramaddr,,wrstrb,,rwtoggle
          //(resynch,,valid,,fftcount,,ramaddr,,ramindata[23:12],,ramoutdata[23:12],,t
          apinit, tapinit2, tapcount, ramout[23:12]...
          //tapi[0],,tapi[1],,tapi[2],,tapi[3],,tapi[4],,tapi[5]);
10
          //$display(tapcount,,tapinit2,,valid4,,valid,,valid2,,wrstrb,,fftcount,,fram
          edata,,count12,,tapi[0],,tapi[1],,tapi[2],,tapi[3],,tapi[4],,tapi[5]);
          //$display(,,,,intouti,,intoutq,,out_valid,,,,valid4,,valid2,,chan_val,,filt
          do.,framedata,,fftcount,,ramindata[23:12]);
15
          //if(whichsymbol==1)
          $display(tapinit,,tapcount,,fftcount,,ramindata[23:12],,,,tapcount,,tapi[0]
          "tapi[1],,tapi[2],,tapi[3],,tapi[4],,tapi[5],,intsumi,,intsumq,,idata,,qda ta);
          //$display(framedata,,pilotaddr,,fftcount,,tapcount,,ramaddr,,ramout[23:12],
          ,ramindata[23:12],,prbs,,us_pilots,,uc_pilots,,ct_pilots,,out_valid,,,contl occount,,
20
          //tps_pilots[0],,tps_pilots[1],,tps_pilots[2]);
       end
       /*FOLDENDS*/
       pilloc pilloc (.clk(clk), .resync(resync), .in_valid(in_valid), .in_data(in_data),
       found_pilots(found_pilots), .which_symbol(which_symbol),
25
                            .cpoffset(cpoffset), .incfreq(incfreq),
                            .ramaddr(pilotramaddr_), .ramin(pilotramin_), .ramout(ramout),
                            .wrstrb(pilotwrstrb ));
       /*FOLDBEGINS 0 2 "functions"*/
       /*FOLDBEGINS 0 0 "tps demod "*/
30
       function [5:0] tps;
       input tpssign;
       input [4:0] tpscount;
       input [5:0] tpsmaicount:
       reg tpsflip;
35
       begin
            case(tpscount)
            5'b00001,5'b00011,5'b00100,5'b00110,5'b01011,5'b01110:
                  tpsflip = 0; //added1 since tpscount already incremented
                  default:
40
                  tpsflip = 1:
                  endcase
                  tps = (tpsflip^tpssign)? tpsmajcount - 1'b1 : tpsmajcount + 1'b1;
         end
         endfunction
45
         /*FOLDENDS*/
         /*FOLDBEGINS 0 0 "pseudo function"*/
         function [11:0] pseudo;
         input [11:0] data;
50
         input flip;
         begin
            pseudo = flip? ~data + 1'b1 : data:
            endfunction
55
            /*FOLDENDS*/
            /*FOLDBEGINS 0 0 "averager multiplier"*/
```

```
function [11:0] avmult;
            input [11:0] i;
            reg [23:0] res;
            begin
            res = (i*`AVERAGESF) + 23'h000800; //multiply and round
 5
            avmult = res[23:12];
         end
         endfunction
         /*FOLDENDS*/
10
         /*FOLDBEGINS 0 0 "filter tap multiplier"*/
         function [27:0] mult;
         input [11:0] i;
         input [11:0] j;
         reg [23:0] res;
15
         reg [11:0] modi;
         reg [11:0] invi;
         begin
            invi = \simi + 1'b1;
            modi = i[11]? invi : i;
20
            res = (modi*j); //multiply and round
            mult = i[11]? {4'hf, res} + 1'b1 : res;
         end
         endfunction
         /*FOLDENDS*/
25
         /*FOLDBEGINS 0 0 "signed multiplier"*/
         function [23:0] smult;
          input [11:0] i;
          input [11:0] j;
          input signedi;
30
          reg [23:0] res;
          reg [11:0] modi;
          reg [11:0] modj;
          begin
            modi = i[11]? \sim i + 1'b1 : i;
35
            modj = (j[11]\&\&signedj)? \sim j + 1'b1 : j;
            res = (modi*modi);
            smult = (i[11]^{(i[11]\&\&signedj))}? \sim res + 1'b1 : res;
          end
          endfunction
40
          /*FOLDENDS*/
          /*FOLDBEGINS 0 0 "divider function"*/
          function [7:0] divider;
          input [11:0] dividend;
          input [11:0] divisor;
45
          input qpsk;
          reg [11:0] moddividend;
          reg signresult;
          reg [12:0] intval;
          reg [12:0] carry;
50
          reg [7:0] divide;
          reg [8:0] signeddivide;
          integer i;
          begin
55
             signresult = dividend[11];
             moddividend = dividend[11]? ~dividend + 1'b1 : dividend;
```

```
divide = 0:
             carry = qpsk? {1'b0,moddividend}:{moddividend,1'b0};
          /*FOLDBEGINS 0 2 ""*/
          for(i=0;i<8;i=i+1)
  5
          begin
                intval = carry - divisor:
                divide[7-i] = !intval[12];
                carry = (intval[12])? {carry[11:0],1'b0} : {intval[11:0],1'b0};
             end
10
             /*FOLDENDS*/
             //signeddivide = signresult? ~divide + 2'b10 : divide + 1'b1;
             signeddivide = signresult? {1'b1,~divide} + 2'b10 : {1'b0,divide} + 1'b1;
             //$displayb(signeddivide,.divide,,signresult,,constellation,,);
             divider = signeddivide[8:1];
15
          end
          endfunction
          /*FOLDENDS*/
          /*FOLDBEGINS 0 0 "divider function with soft decisions added"*/
          function [5:0] divplussoft:
20
          input [11:0] dividend;
          input [11:0] divisor;
          input [1:0] constellation:
          reg [11:0] moddividend;
          reg signresult;
          reg [12:0] intval:
25
          reg [12:0] carry;
          reg [8:0] divide;
          reg [10:0] signeddivide:
          reg [11:0] fracdivide;
30
          integer i:
          begin
             signresult = dividend[11];
            moddividend = dividend[11]? ~dividend + 1'b1 : dividend;
            divide = 0:
            carry = (constellation==0)? {1'b0,moddividend}:{moddividend,1'b0};
35
          /*FOLDBEGINS 0 2 """*/
          for(i=0;i<9;i=i+1)
          begin
               intval = carry - divisor:
40
               divide[8-i] = !intval[12];
               carry = (intval[12])? {carry[11:0],1'b0} : {intval[11:0],1'b0};
            end
            /*FOLDENDS*/
            signeddivide = signresult? {2'b11,~divide} + 1'b1 : {2'b0,divide};
45
            //$displayb(signeddivide,,divide,,signresult,,constellation,,);
          /*FOLDBEGINS 0 2 "gpsk"*/
          if(constellation==2'b0)
          begin
               //$writeh(,,signeddivide,,,,);
50
               signeddivide = signeddivide + 8'h80:
               //$writeh(signeddivide,,,,);
               if(signeddivide[10])
                  fracdivide = 9'h0;
55
                  if(signeddivide[9]||signeddivide[8])
```

```
fracdivide = 12'h700;
                 else
                 begin
                 fracdivide = signeddivide[7:0] + {signeddivide[7:0], 1'b0} +
 5
                 {signeddivide[7:0],2'b0}; //*7
                 fracdivide = fracdivide + 8'h80;
              divplussoft = {3'b0,fracdivide[10:8]};
           end
10
           else
           /*FOLDENDS*/
         /*FOLDBEGINS 0 2 "16qam"*/
         if(constellation==2'b01)
         begin
15
              $writeh(,,signeddivide,,,,);
              signeddivide = signeddivide + 8'hc0;
              $writeh(,,signeddivide,...);
              if(signeddivide[10])
              begin
20
                 signeddivide = 10'b0;
                 fracdivide = 9'h0;
              end
              if(signeddivide[9]||(signeddivide[8:7]==2'b11))
25
              begin
                 fracdivide = 12'h380;
                 signeddivide = 10'h100;
              end
              else
30
              begin
                 fracdivide = signeddivide[6:0] + {signeddivide[6:0], 1'b0} +
                 {signeddivide[6:0],2'b0}; //*7
                 fracdivide = fracdivide + 8'h40;
35
              divplussoft = {1'b0,signeddivide[8:7],fracdivide[9:7]};
            end
           /*FOLDENDS*/
         /*FOLDBEGINS 0 2 "32gam"*/
         else
40
         begin
              signeddivide = signeddivide + 8'he0:
              if(signeddivide[10])
              begin
45
                 signeddivide = 10'b0:
                 fracdivide = 9'h0:
              end
              if(signeddivide[9]||(signeddivide[8:6]==3'b111))
50
              begin
                 signeddivide = 10'h180;
                 fracdivide = 9'h1c0;
              end
              else
55
              begin
```

```
fracdivide = signeddivide[5:0] + {signeddivide[5:0], 1'b0} +
                   {signeddivide(5:0),2'b0}; //*7
                   fracdivide = fracdivide + 8'h20:
 5
                divplussoft = {signeddivide[8:6],fracdivide[8:6]}:
             /*FOLDENDS*/
          end
          endfunction
10
          /*FOLDENDS*/
          /*FOLDBEGINS 0 0 "PRBS alpha3/6/9/12 multiplier"*/
          function [10:0] alpha;
          input [1:0] which symbol;
          begin
15
             case(which symbol)
             2'b0:
             alpha = 11'b11111111111;
             2'b01:
             alpha = 11'b000111111111
20
             2'b10:
             alpha = 11'b000000111111;
             2'b11:
             alpha = 11'b0000000011;
             endcase
25
          end
          endfunction
          /*FOLDENDS*/
          /*FOLDBEGINS 0 0 "PRBS alpha12 multiplier"*/
          function [10:0] alpha12;
30
          input [10:0] prbsin;
          reg [10:0] prbs0;
          reg [10:0] prbs1;
          reg [10:0] prbs2;
          reg [10:0] prbs3;
35
          reg [10:0] prbs4;
          reg [10:0] prbs5;
          reg [10:0] prbs6;
          reg [10:0] prbs7;
          reg [10:0] prbs8;
40
          reg [10:0] prbs9;
          reg [10:0] prbs10;
          begin
             prbs0 = {prbsin[0] ^ prbsin[2],prbsin[10:1]};
             prbs1 = {prbs0[0] ^ prbs0[2] ,prbs0[10:1]};
prbs2 = {prbs1[0] ^ prbs1[2] ,prbs1[10:1]};
45
             prbs3 = {prbs2[0] ^ prbs2[2] ,prbs2[10:1]};
prbs4 = {prbs3[0] ^ prbs3[2] ,prbs3[10:1]};
             prbs5 = {prbs4[0] ^ prbs4[2] ,prbs4[10:1]};
             prbs6 = \{prbs5[0] \land prbs5[2], prbs5[10:1]\}
50
             prbs7 = {prbs6[0] ^ prbs6[2] ,prbs6[10:1]};
prbs8 = {prbs7[0] ^ prbs7[2] ,prbs7[10:1]};
             prbs9 = {prbs8[0] ^ prbs8[2] ,prbs8[10:1]}
             prbs10 = {prbs9[0] ^ prbs9[2] ,prbs9[10:1]}
             alpha12 = {prbs10[0] ^ prbs10[2],prbs10[10:1]};
55
          end .
```

209

endfunction /*FOLDENDS*/ /*FOLDENDS*/ endmodule

5

Listing 19

```
/*FOLDBEGINS 0 0 "Copyright"*/
10
      Copyright (c) Pioneer Digital Design Centre Limited
      NAME: pilloc_rtl.v
15
      PURPOSE: Pilot location
      CREATED:
                    June 1997 BY: J. Parker (C code)
                        BY: T. Foxcroft
20
      MODIFIED:
      USED IN PROJECTS: cofdm only.
25
      /*FOLDENDS*/
       define FFTSIZE 2048
      'define SCATNUM 45
      module pilloc (clk, resync, in_valid, in_data, found_pilots, which_symbol, cpoffset,
      incfreq.
30
                         ramaddr, ramin, ramout, wrstrb);
                         /*FOLDBEGINS 0 0 "i/o"*/
                         input clk, resync, in_valid;
                         input [23:0] in data;
                         output found_pilots;
                         output [1:0] which_symbol;
35
                         output [10:0] cpoffset;
                         output incfreq;
                         /*FOLDENDS*/
                         /*FOLDBEGINS 0 0 "ram i/o"*/
40
                         output [10:0] ramaddr;
                         reg [10:0] ramaddr_;
                         output [23:0] ramin;
                         input [23:0] ramout;
                          output wrstrb;
45
                          reg [10:0] ramaddr;
                          reg [23:0] ramin;
                          reg wrstrb;
                          /*FOLDENDS*/
                          /*FOLDBEGINS 0 0 "vars"*/
50
                          reg found_pilots;
                          reg [1:0] which_symbol;
                          reg [1:0] which symbolcount;
                          reg [1:0] which symbol;
                          reg [10:0] cpoffset;
55
                          reg incfreq:
```

```
reg found_pilot;
                           reg [19:0] v;
                           reg [19:0] sum;
                           reg [3:0] splocoffset;
 5
                           wire [10:0] carrier_number;
                           reg [10:0] continual pilot offset:
      reg resynch;
      reg [3:0] valid;
10
      reg [23:0] fftdata;
      reg [10:0] fftcount;
      reg contcomplete;
      reg firstcontsearch;
      reg finishedsearch;
15
      reg [4:0] firstscatcomplete;
      reg [4:0] failedtolock;
      reg [2:0] spmax;
      reg [2:0] spmaxfirst;
      reg [10:0] pilot offset;
20
      reg [1:0] sploc1zero;
      reg [10:0] sploc0;
      reg [5:0] sploc1;
      reg [10:0] splocmaxcount;
      reg [3:0] spoffset;
25
      reg [19:0] sumscat [11:0];
      reg [19:0] sumscatmax;
      reg [3:0] sumscatmaxno0;
      reg [3:0] sumscatmaxno1;
30
      wire [19:0] sumscat1;
      wire [19:0] sumscat3;
      wire [19:0] sumscat5;
      reg [11:0] sumscatfirst;
      reg [4:0] fftfinished:
35
      reg ramwritestop; //botch for development purposes
      wire [3:0] mod12fftcount;
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "continuous pilot location"*/
      reg [10:0] contloc;
40
      always @(sploc1)
      begin
         case(sploc1)
         6'b000000: contloc = 0;
         6'b000001: contloc = 48:
45
         6'b000010: contloc = 54:
         6'b000011: contloc = 87;
         6'b000100: contloc = 141;
         6'b000101: contloc = 156;
         6'b000110: contloc = 192:
50
         6'b000111: contloc = 201;
         6'b001000: contloc = 255;
         6'b001001: contloc = 279;
         6'b001010: contloc = 282;
         6'b001011: contloc = 333:
55
         6'b001100: contloc = 432;
         6'b001101: contloc = 450;
```

```
6'b001110: contloc = 483:
         6'b001111: contloc = 525;
         6'b010000: contloc = 531;
         6'b010001: contloc = 618;
 5
         6'b010010: contloc = 636;
         6'b010011: contloc = 714;
         6'b010100: contloc = 759;
         6'b010101: contloc = 765;
         6'b010110: contloc = 780:
10
         6'b010111: contloc = 804:
         6'b011000: contloc = 873;
         6'b011001: contloc = 888;
         6'b011010: contloc = 918;
         6'b011011: contloc = 939;
         6'b011100: contloc = 942:
15
         6'b011101: contloc = 969;
         6'b011110: contloc = 984;
         6'b011111: contloc = 1050:
         6'b100000: contloc = 1101;
20
         6'b100001: contloc = 1107;
         6'b100010: contloc = 1110;
         6'b100011. contloc = 1137;
         6'b100100. contloc = 1140;
         6'b100101: contloc = 1146:
25
         6 b 100110: contioc = 1206;
         6'b100111: contloc = 1269;
         6'b101000: contloc = 1323:
         6'b101001: contloc = 1377;
         6'b101010: contloc = 1491;
30
         6'b101011: contloc = 1683;
         default: contloc = 1704;
         endcase
      /*FOLDENDS*/
35
       always @(posedge clk)
       begin
         resynch <= resync;
         if(resynch)
40
         begin
            valid
                      <= 4'b0:
            fftcount
                       <= 11'b0:
            firstscatcomplete <= 5'b0;
                      <= 20'b0;
            sum
45
                       <= 11'b0;
            sploc0
                       <= 6'b0;
            sploc1
            contcomplete <= 1'b0:
            failedtolock <= 5'b0;
                        <= 1'b0:
            spmax
50
            spmaxfirst
                         <= 1'b0:
            ramwritestop
                          <= 1'b0;
            found_pilots
                          <= 1'b0;
            found pilot
                          <= 1'b0;
            firstcontsearch <= 1'b0:
55
            finishedsearch <= 1'b0;
            which symbolcount <= 2'b0;
```

```
incfreq
                        <= 1'b0;
         end
         else
         beain
            incfreq <= !failedtolock[1]&&failedtolock[0]&&fftfinished[4];
 5
            found_pilots <= !found_pilot&&finishedsearch;
            found pilot <= finishedsearch;
            valid[0] <= in_valid;
            valid[1] \le valid[0];
            valid[2] <= valid[1];
10
            valid[3] \le valid[2];
            fftdata <= in data;
            if(valid[0]&&!finishedsearch)
               fftcount <= fftcount + 1'b1:
               //if(fftfinished[0])
15
               // $display("frame",,fftcount);
               //if(incfreq)
               // $display("tweek");
      /*FOLDBEGINS 0 4 "locate continual pilots"*/
20
      spmax[1] \le spmax[0]:
      spmax[2] \le spmax[1];
       spmaxfirst[1] <= spmaxfirst[0];
      spmaxfirst[2] <= spmaxfirst[1];
25
      //if(fftfinished[3])
      // $display(spoffset,,which symbol);
            if(fftfinished[3])
            begin
30
               failedtolock[1] <= failedtolock[0]:
               failedtolock[2] <= failedtolock[1]:
               failedtolock[3] <= failedtolock[2];
               failedtolock[4] <= failedtolock[3]:
               if(failedtolock[0])
35
               begin
            /*FOLDBEGINS 0 2 ""*/
            if(failedtolock[4])
                    failedtolock[0] <= 1'b0:
40
                    firstscatcomplete <= 5'b0:
                    ramwritestop <= 1'b0:
                    firstcontsearch <= 1'b0:
               /*FOLDENDS*/
               end
45
               else
               begin
            /*FOLDBEGINS 0 4 """*/
            firstscatcomplete[0] <= 1'b1;
            firstcontsearch <= !firstscatcomplete[0];
            ramwritestop <= !ramwritestop||finishedsearch;
50
            contcomplete <= ramwritestop:
            if(!finishedsearch&&firstscatcomplete[0]&&ramwritestop)
            begin
                    finishedsearch <= firstcontsearch? 1'b0 :
55
                    (cpoffset==continual_pilot offset);
                    cpoffset <= continual_pilot offset;
```

```
failedtolock[0] <= !firstcontsearch&&(cpoffset!=continual_pilot_offset);</pre>
                /*FOLDENDS*/
              end
 5
              end
              else
              begin
              firstscatcomplete[1] <= firstscatcomplete[0]&&!contcomplete:
              firstscatcomplete[2] <= firstscatcomplete[1];
              if(firstscatcomplete[0]&&!finishedsearch&&!contcomplete&&!finishedsearch
10
                  &&(sploc1==44)&&(sploc0==splocmaxcount))
                  contcomplete <= 1'b1;
           end
           if(found pilots)
               $display(which_symbol,,cpoffset,,spoffset);
15
                //$display(sum,,contcomplete,,ramwritestop,,which symbol,,spoffset,,,splo
           c0,,splocmaxcount,,v,,,,,fftfinished[3],,finishedsearch);
                //$display(fftcount,,firstscatcomplete[0],,ramwritestop,,spoffset,,sumsca
           tmaxno1,,,,finishedsearch,,found pilots.,
20
               //pilot_offset,,which_symbol,...cpoffset,,failedtolock );
               sploc1zero[0] \le (sploc1 == 0)
               sploc1zero[1] <= sploc1zero[0];
25
           if(firstscatcomplete[0]&&!finishedsearch&&!contcomplete&&!finishedsearch)
              if(sploc1==44)
              begin
           /*FOLDBEGINS 0 4 """*/
30
           //$display(sploc0,,splocmaxcount);
           pilot offset <= sploc0 + splocoffset;
           which_symbol <= which_symbol - which symbolcount;
           if(sploc0==splocmaxcount)
35
           begin
                   sploc0
                              <= 11'b0:
                   //contcomplete <= 1'b1:
                   which symbolcount <= 2'b0:
                 end
40
                 else
                 begin
                   sploc0 \le sploc0 + 2'b11;
                   which symbolcount <= which symbolcount + 1'b1:
                 if(sploc0==0)
45
                   spmaxfirst[0] <= 1'b1:
                    sploc1 <= 6'b0;
                    spmax[0] <= 1'b1:
                    /*FOLDENDS*/
50
              end
              else
              begin
            /*FOLDBEGINS 0 4 """*/
            sploc1 \le sploc1 + 1'b1;
            spmax[0] <= 1'b0;
55
            spmaxfirst[0] \le 1'b0;
```

```
/*FOLDENDS*/
              end
              end
              if(firstscatcomplete[2])
 5
              begin
               if(sploc1zero[1])
              sum <= modulus(ramout[23:12],ramout[11:0]);</pre>
              sum <= modulus(ramout[23:12],ramout[11:0]) + sum;</pre>
10
            /*FOLDENDS*/
         /*FOLDBEGINS 0.2 "search for largest continous pilot correlation"*/
         if(spmax[2])
15
         begin
            if(spmaxfirst[2])
            begin
              v <= sum;
              continual_pilot_offset <= pilot_offset;
20
            end
            else
            begin
              if(sum>v)
              begin
25
                 v <= sum;
                 continual_pilot offset <= pilot offset:
              end
              end
               //$display(sum,,continual_pilot_offset,,contcomplete,,ramwritestop,,which
30
            symbol, spoffset,,,sploc0,,splocmaxcount,,v);
              //$display(sum);
         end
         /*FOLDENDS*/
35
      assign carrier_number = contloc + sploc0 + splocoffset;
      /*FOLDBEGINS 0 0 "scattered pilot offset mod 3"*/
      always @(spoffset)
      begin
40
         splocoffset = 2'b0;
         splocmaxcount = 342;
         which symbol = 2'b0;
         case(spoffset)
            4'b0000,4'b0011,4'b0110,4'b1001:
45
            begin
              splocoffset = 2'b0;
              splocmaxcount = 342;
            end
            4'b0001,4'b0100,4'b0111,4'b1010:
50
            begin
              splocoffset = 2'b01;
              splocmaxcount = 339;
            //4'b0010,4'b0101,4'b1000,4'b1011:
55
            default:
            begin
```

2.5

```
splocoffset = 2'b10;
              splocmaxcount = 339;
           endcase
 5
           case(spoffset)
           4'b0000,4'b0001,4'b0010:
           which symbol = 2'b0:
           4'b0011.4'b0100.4'b0101:
           which symbol = 2'b01;
           4'b0110.4'b0111.4'b1000:
10
           which symbol = 2'b10;
           //4'b1001,4'b1010,4'b1011:
           default:
              which_symbol_ = 2'b11;
15
              endcase
      end
      /*FOLDENDS*/
      /*FOLDBEGINS 1 0 "Search for scattered pilots"*/
      always @(posedge clk)
20
      begin
        if(resynch)
         sumscatfirst <= 12'hfff;
        else
25
        begin
        if(valid[0]&&!finishedsearch)
      /*FOLDBEGINS 1 2 "do the accumulations"*/
      case(mod12fftcount)
30
      4'h0:
      begin
           sumscat[0] <= (sumscatfirst[0])? modulus(fftdata[23:12],fftdata[11:0]):
           sumscat[0] + modulus(fftdata[23:12],fftdata[11:0]);
           sumscatfirst[0] <= 1'b0;
35
         end
         4'h1:
         beain
           sumscat[1] <= (sumscatfirst[1])? modulus(fftdata[23:12],fftdata[11:0]) :
           sumscat[1] + modulus(fftdata[23:12],fftdata[11:0]);
40
           sumscatfirst[1] <= 1'b0;
         end
         4'h2:
         begin
           sumscat[2] <= (sumscatfirst[2])? modulus(fftdata[23:12],fftdata[11:0]):
           sumscat[2] + modulus(fftdata[23:12],fftdata[11:0]);
45
           sumscatfirst[2] <= 1'b0:
         end
         4'h3:
         begin
50
           sumscat[3] <= (sumscatfirst[3])? modulus(fftdata[23:12],fftdata[11:0]):
           sumscat[3] + modulus(fftdata[23:12],fftdata[11:0]);
           sumscatfirst[3] <= 1'b0;
         end
         4'h4:
55
         begin
```

```
sumscat[4] <= (sumscatfirst[4])? modulus(fftdata[23:12],fftdata[11:0]):
             sumscat[4] + modulus(fftdata[23:12],fftdata[11:0]);
             sumscatfirst[4] <= 1'b0:
          end
  5
          4'h5:
          begin
             sumscat[5] <= (sumscatfirst[5])? modulus(fftdata[23:12],fftdata[11:0]):
             sumscat[5] + modulus(fftdata[23:12],fftdata[11:0]);
             sumscatfirst[5] <= 1'b0;
 10
          end
          4'h6:
          begin
            sumscat[6] <= (sumscatfirst[6])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[6] + modulus(fftdata[23:12],fftdata[11:0]);
 15
             sumscatfirst[6] <= 1'b0:
          end
          4'h7:
          begin
            sumscat[7] <= (sumscatfirst[7])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[7] + modulus(fftdata[23:12],fftdata[11:0]);
20
            sumscatfirst[7] <= 1'b0;
          end
          4'h8:
          begin
25
            sumscat[8] <= (sumscatfirst[8])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[8] + modulus(fftdata[23:12],fftdata[11:0]);
            sumscatfirst[8] <= 1'b0:
          end
30
          4'h9:
         begin
            sumscat[9] <= (sumscatfirst[9])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[9] + modulus(fftdata[23:12],fftdata[11:0]);
            sumscatfirst[9] <= 1'b0;
35
         end
         4'ha:
         beain
            sumscat[10] <= (sumscatfirst[10])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[10] + modulus(fftdata[23:12],fftdata[11:0]);
40
            sumscatfirst[10] <= 1'b0;
         end
         default:
         begin
            sumscat[11] <= (sumscatfirst[11])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[11] + modulus(fftdata[23:12],fftdata[11:0]);
45
            sumscatfirst[11] <= 1'b0;
         end
         endcase
         /*FOLDENDS*/
50
         else if(fftfinished[0])
            sumscatfirst <= 12'hfff;
            end
      /*FOLDBEGINS 1 0 "Find offset"*/
      if(resynch)
55
            fftfinished <= 5'b0:
            else
```

```
begin
           fftfinished[0] <= valid[0]&&!finishedsearch&&(fftcount==2047);
           fftfinished[1] <= fftfinished[0];
           fftfinished[2] <= fftfinished[1];
           fftfinished[3] <= fftfinished[2]:
 5
           fftfinished[4] <= fftfinished[3]:
         if(!ramwritestop)
         begin
10
           if(fftfinished[0])
           begin
              sumscat[0] <= (sumscat[0] > sumscat[1])? sumscat[0] : sumscat[1];
              sumscat[1] <= (sumscat[0] > sumscat[1])? 0 : 1;
              sumscat[2] <= (sumscat[2] > sumscat[3])? sumscat[2] : sumscat[3];
              sumscat[3] <= (sumscat[2] > sumscat[3])? 2:3;
15
              sumscat[4] <= (sumscat[4] > sumscat[5])? sumscat[4] : sumscat[5];
              sumscat[5] <= (sumscat[4] > sumscat[5])? 4 : 5;
              sumscat[6] <= (sumscat[6] > sumscat[7])? sumscat[6] : sumscat[7];
              sumscat[7] <= (sumscat[6] > sumscat[7])? 6 : 7;
20
              sumscat[8] <= (sumscat[8] > sumscat[9])? sumscat[8] : sumscat[9];
              sumscat[9] <= (sumscat[8] > sumscat[9])? 8 : 9;
              sumscat[10] <= (sumscat[10]>sumscat[11])? sumscat[10] : sumscat[11];
              sumscat[11] <= (sumscat[10]>sumscat[11])? 10 : 11;
25
            end
            if(fftfinished[1])
            begin
              sumscat[0] <= (sumscat[0] > sumscat[2])? sumscat[0] : sumscat[2];
              sumscat[1] <= (sumscat[0] > sumscat[2])? sumscat[1] : sumscat[3];
30
              sumscat[2] <= (sumscat[4] > sumscat[6])? sumscat[4] : sumscat[6];
              sumscat[3] <= (sumscat[4] > sumscat[6])? sumscat[5] : sumscat[7];
              sumscat[4] <= (sumscat[8] > sumscat[10])? sumscat[8] : sumscat[10];
              sumscat[5] <= (sumscat[8] > sumscat[10])? sumscat[9] : sumscat[11];
35
            if(fftfinished[2]&&!ramwritestop)
              spoffset <= sumscatmaxno1;
              end
              if(fftfinished[0])
              begin
40
            $display(sumscat[0]);
            $display(sumscat[1]);
            $display(sumscat[2]):
            $display(sumscat[3]);
            $display(sumscat[4]);
45
            $display(sumscat[5]);
            $display(sumscat[6]);
            $display(sumscat[7]);
            $display(sumscat[8]);
            $display(sumscat[9]);
50
            $display(sumscat[10]);
            $display(sumscat[11]):
            $display():
         end
55
      end
```

```
always @(sumscat[0] or sumscat[1] or sumscat[2] or sumscat[3] or sumscat[4] or
       sumscat[5]
                   or sumscat1 or sumscat3 or sumscat5)
                   beain
         sumscatmax = (sumscat[0] > sumscat[2])? sumscat[0] : sumscat[2];
  5
         sumscatmaxno0 = (sumscat[0] > sumscat[2])? sumscat1[3:0] : sumscat3[3:0];
         sumscatmaxno1 = (sumscatmax > sumscat[4])? sumscatmaxno0 : sumscat5[3:0];
       assign mod12fftcount = mod12(fftcount);
10
       assign sumscat[1];
       assign sumscat3 = sumscat[3];
       assign sumscat5 = sumscat[5]:
       /*FOLDENDS*/
15
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "ram"*/
       always @(posedge clk)
         ramaddr_ <= ramaddr;
         always @(ramwritestop or valid or finishedsearch or fftcount or carrier_number or
20
       ramwritestop or ramaddr or fftdata)
         begin
         ramaddr = ramaddr :
         if(!ramwritestop)
25
         begin
            if(valid[0]&&!finishedsearch)
            ramaddr = {fftcount[0],fftcount[1],fftcount[2],fftcount[3],fftcount[4],fftcount[
              5].fftcount[6],
                          fftcount[7],fftcount[8],fftcount[9],fftcount[10]);
30
                          end
                          else
            ramaddr = carrier number;
            ramin = fftdata:
            wrstrb = !(!ramwritestop&&valid[1]);
35
      end
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "modulus approximation function"*/
      function [11:0] modulus;
40
      input [11:0] i;
      input [11:0] j;
      reg [11:0] modi;
      reg [11:0] modi;
      begin
45
         modi = (i[11]? \sim i : i) + i[11]:
         modj = (j[11]? \sim j : j) + j[11];
         modulus = modi + modi:
      end
      endfunction
50
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "mod12"*/
      function [3:0] mod12;
      input [10:0] count:
      reg [14:0] onetwelfth;
55
      reg [7:0] modulus12:
      parameter TWELFTH = 12'haab;
```

```
begin
        onetwelfth = {count[0],count[1],count[2],count[3],count[4],count[5],count [6],
        count[7],count[8],count[9],count[10]) * TWELFTH;
        modulus12 = {onetwelfth[14:9], 1'b0} + onetwelfth[14:9] + 4'h8: //*12
 5
        mod12 = modulus12[7:4];
      end
      /*FOLDENDS*/
      endfunction
      endmodule
10
                                            Listing 20
      // Sccsld: @(#)bch_decode.v
                                       1.2 8/22/97
      /*FOLDBEGINS 0 0 "copyright"*/
15
      // Copyright (c) 1997 Pioneer Digital Design Centre Limited
      // NAME: BCH_rtl.v
      //
      // PURPOSE: BCH decoder for TPS pilots. Flags up to two error
20
          positions using search technique.
      //*
      /*FOLDENDS*/
25
       define DATA0_SIZE 7'b0110100
      `define DATA1_SIZE 7'b0110111
      module bch_decode (clk, resync, in_data, in_valid, in_finalwrite, out_valid, out_data);
      /*FOLDBEGINS 0 0 "I/Os"*/
30
      input clk, resync;
      input in_data, in_valid, in_finalwrite;
      output out valid;
      output out data;
      reg out_data;
35
      reg out valid;
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "variables"*/
      reg resynch;
      reg valid;
40
      reg finalwrite;
      reg indata;
      reg [6:0] S0;
      reg [6:0] S1;
      reg [6:0] S2;
45
      reg [6:0] count;
      reg search1error, found2error, oneerror, twoerror;
      wire twoerror_;
      reg noerrors;
50
      reg delay0, delay1, delay2;
      reg [6:0] Gs0;
       reg [6:0] Gs1;
       reg [6:0] Gs2;
      /*FOLDENDS*/
       always @(posedge clk)
55
       begin
```

```
/*FOLDBEGINS 0 2 "read in data and calculate syndromes"*/
        resynch <= resync;
        if(resynch)
        begin
 5
                 <= 1'b0;
         valid
               <= 7'b0;
         S0
               <= 7'b0:
         S1
         S2
                <= 7'b0:
        end
10
        else
        begin
         valid <= in valid;
         if(delay1&&twoerror)
         begin
         /*FOLDBEGINS 0 4 "update after one in two errors found"*/
15
          S0 \leq S0^Gs0:
          S1 <= S1^Gs1:
          S2 <= S2^Gs2:
              /*FOLDENDS*/
20
              end
              else if(valid)
              begin
          S0 <= indata ^ MULTA1(S0);
          S1 <= indata ^ MULTA2(S1);
25
          S2 <= indata ^ MULTA3(S2);
         end
         end
         indata <= in data:
         /*FOLDENDS*/
30
         /*FOLDBEGINS 0 2 "out_valid control"*/
       if(resynch)
       begin
         delay0
                  <= 1'b0:
35
                  <= 1'b0;
         delay1
         delay2 <= 1'b0;
         out_valid <= 1'b0;
         finalwrite <= 1'b0;
       end
40
       else
       begin
         finalwrite <= in_finalwrite;
         if(valid&&finalwrite)
          delay0 <= 1'b1;
45
          if(count == `DATA1 SIZE-4)
          delay0 <= 1'b0;
         delay1
                 <= delay0;
         delay2 <= delay1;
50
         out_valid <= delay2;
       end
       /*FOLDENDS*/
      /*FOLDBEGINS 0 2 "error search algorithm"*/
      if(delay0&&!delay1)
55
         noerrors \langle (S0 == 7'b0) \rangle
```

```
search1error <= (GFULL(S0,S1) == S2);
          found2error <= 1'b0;
          twoerror <= 1'b0;
          count <= 7'b0;
          Gs0 <= 7'h50;
 5
          Gs1 <= 7'h20;
          Gs2 <= 7'h3d:
        end
        else
10
        if(delay1)
        begin
          oneerror <= ((S0^Gs0) == 7'b0)&&search1error;
          twoerror <= twoerror_;
          if(twoerror)
15
          begin
           search1error <= 1'b1:
           found2error <= 1'b1:
          end
          Gs0 \leq DIV1(Gs0);
20
          Gs1 \leq DIV2(Gs1);
          Gs2 \leq DIV3(Gs2);
          count <= count + 1'b1;
        end
        out data <= (twoerror||oneerror)&&!noerrors;
25
          /*FOLDENDS*/
          assign twoerror_ = ( GFULL((S0^Gs0),(S1^Gs1)) ==
       (S2<sup>^</sup>Gs2))&&!found2error&&!twoerror;
          /*FOLDBEGINS 0 0 "functions"*/
          /*FOLDBEGINS 0 0 "GFULL function"*/
30
          function [6:0] GFULL;
         input [6:0] X;
         input [6:0] Y;
35
        reg [6:0] A0, A1, A2, A3, A4, A5, A6;
        integer i:
         begin
          A\bar{0} = X
          A1 = \{A0[5], A0[4], A0[3], A0[2] \land A0[6], A0[1], A0[0], A0[6]\}
          A2 = {A1[5],A1[4],A1[3],A1[2] ^ A1[6],A1[1],A1[0],A1[6]};
A3 = {A2[5],A2[4],A2[3],A2[2] ^ A2[6],A2[1],A2[0],A2[6]};
A4 = {A3[5],A3[4],A3[3],A3[2] ^ A3[6],A3[1],A3[0],A3[6]};
40
          A5 = {A4[5],A4[4],A4[3],A4[2] ^ A4[6],A4[1],A4[0],A4[6],
          A6 = \{A5[5], A5[4], A5[3], A5[2] \land A5[6], A5[1], A5[0], A5[6]\}
45
          for(i=0;i<7;i=i+1)
          begin
           A0[i] = A0[i] && Y[0];
           A1[i] = A1[i] && Y[1];
           A2[i] = A2[i] && Y[2];
50
           A3[i] = A3[i] && Y[3];
           A4[i] = A4[i] && Y[4];
           A5[i] = A5[i] && Y[5]:
           A6[i] = A6[i] && Y[6];
55
          GFULL = A0 ^ A1 ^ A2 ^ A3 ^ A4 ^ A5 ^ A6:
```

```
end
         endfunction
         /*FOLDENDS*/
         /*FOLDBEGINS 0 0 "MULTA1 function"*/
  5
         function [6:0] MULTA1;
         input [6:0] X;
         begin
          MULTA1 = \{X[5], X[4], X[3], X[2] ^ X[6], X[1], X[0], X[6]\};
 10
       endfunction
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "MULTA2 function"*/
       function [6:0] MULTA2:
         input [6:0] X;
 15
         begin
          MULTA2 = \{X[4], X[3], X[2]^{X[6]}, X[1]^{X[5]}, X[0], X[6], X[5]\}
          end
       endfunction
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "MULTA3 function"*/
20
       function [6:0] MULTA3;
        input [6:0] X;
        begin
          MULTA3 = \{X[3], X[2]^{X}[6], X[1]^{X}[5], X[0]^{X}[4], X[6], X[5], X[4]\};
25
          end
       endfunction
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "DIV1 function"*/
       function [6:0] DIV1;
30
        input [6:0] X;
        begin
         DIV1 = \{X[0], X[6], X[5], X[4], X[3]^{X}[0], X[2], X[1]\};
          end
       endfunction
35
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "DIV2 function"*/
       function [6:0] DIV2;
        input [6:0] X;
        begin
40
         DIV2 = \{X[1], X[0], X[6], X[5], X[4]^{X}[1], X[3]^{X}[0], X[2]\}
         end
      endfunction
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "DIV3 function"*/
45
      function [6:0] DIV3;
        input [6:0] X;
        begin
         DIV3 = \{X[2], X[1], X[0], X[6], X[5]^{X}[2], X[4]^{X}[1], X[3]^{X}[0]\};
         end
50
      endfunction
      /*FOLDENDS*/
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 ""*/
      //always @(posedge clk)
      // $display(in_valid,,in_data,,in_finalwrite,,,,out_valid,,out_data,,,$0,,$1,,$2,,,);
55
      //always @(psedge clk)
```

```
// $display(resynch,,in_valid,,in_data,,out_valid,,S0,,S1,,,,count,,,delay0,,del
      ay1,,delay2,,,,
      // ...,delay2,,noerrors,,oneerror,,twoerror,,out data,,out valid);
      //always @(posedge clk)
 5
      // $display(in_valid,,in_data,,,,out_valid,,out_data...$0..$1..$2...):
      //always @(posedge clk)
      // $display(in_valid,,in_data,,,,out_valid,,out_data,,,$0,,$1,,$2,,,);
      /*FOLDENDS*/
      endmodule
10
                                            Listing 21
      // Scosld: @(#)tps.v
                                 1.2 9/15/97
      /*FOLDBEGINS 0 0 "copyright"*/
15
      // Copyright (c) 1997 Pioneer Digital Design Centre Limited
      // NAME tps rtl.v
      // PURPOSE Demodulates TPS pilots using DPSK. Finds sync bits.
20
      // Corrects up to two errors using BCH.
      // (DPSK produces two errors for each transmission error)
      // HISTORY:
      // 15/9/97 PK Added scan IO ports, te, tdin .tdout
25
      /*FOLDENDS*/
       define SYNCSEQ0 16'b0111011110101100
      'define SYNCSEQ1 16'b1000100001010011
30
      module tps (resync, clk, tps_valid, tps_pilot, tps_sync, tps_data, upsel, upaddr,
      uprstr. lupdata,
                      te, tdin, tdout);
                      /*FOLDBEGINS 0 0 "i/os"*/
                      input resync, clk, tps_valid, tps_pilot, upsel, uprstr, te, tdin;
35
                      input [1:0] upaddr;
                      inout [7:0] lupdata:
                      output tps_sync, tdout;
                      output [30:0] tps_data;
                      /*FOLDENDS*/
40
                      /*FOLDBEGINS 0 0 "registers"*/
                      rea resynch;
                      reg [1:0] foundsync;
                      reg [66:0] tpsreg;
                      reg [15:0] syncreg:
45
                      reg [1:0] tpsvalid;
                      reg [1:0] pilot;
                      reg tps_sync;
                      reg [7:0] bch_count;
                      reg [2:0] bch_go;
50
                      reg bch_finalwrite;
                      wire bch_data;
                      wire bch valid;
                      wire bch error;
                      integer i;
55
                      wire upsel0:
                      wire upsel1:
```

```
wire upsel2;
                       wire upsel3;
                       /*FOLDENDS*/
 5
       always @(posedge clk)
       begin
       /*FOLDBEGINS 0 2 "Synchronise to TPS"*/
          resynch <= resync:
         if(tpsvalid[0]&&!(foundsync[0]||foundsync[1]||tps_sync))
10
            tpsreg[66] <= pilot[1]^pilot[0];
            for(i=0;i<66;i=i+1)
               tpsreg[i] <= tpsreg[i+1];
15
               end
               else
            if(bch_valid&&bch_error)
            tpsreg[bch_count] <= !tpsreg[bch_count];
         if(tpsvalid[0]&&(foundsync[0]||foundsync[1]))
20
         begin
            syncreg[15] <= pilot[1]^pilot[0];
            for(i=0;i<15;i=i+1)
               syncreg[i] <= syncreg[i+1];</pre>
               end
25
         pilot[0] <= tps pilot;
         pilot[1] \le pilot[0];
         if(resynch)
         begin
30
                      <= 2'b0;
            tpsvalid
            tps_sync <= 1'b0;
            bch go
                       <= 3'b0;
            bch finalwrite <= 1'b0;
            bch count <= 8'b0;
35
            foundsync <= 2'b0;
         end
         else
         begin
            tpsvalid[0] <= tps valid;
            tpsvalid[1] <= tpsvalid[0];
40
            bch_go[1] \le bch_go[0];
            bch_go[2] <= bch_go[1];
            bch_finalwrite <= (bch_count == 65)&&bch_go[2];
            if((bch_count == 52)&&bch_valid)
45
               tps sync <= 1'b1;
              /*FOLDBEGINS 0 2 "counter"*/
            if(bch count == 66)
            bch count <= 8'b0;
            else if(tpsvalid[1]&&!(foundsync[0] || foundsync[1]))
50
            begin
              if(tpsreg[15:0] == `SYNCSEQ1)
              bch count <= 8'hfe;
              if(tpsreg[15:0] == `SYNCSEQ0)
              bch count <= 8'hfe;
                                      II-2
55
            else if(tpsvalid[1]&&(bch_count==15)&&(foundsync[0] || foundsync[1]))
```

```
bch count <= 8'hfe;
                                       11-2
                else
                begin
              if(bch_valid || bch_go[0] || ((foundsync[0] || foundsync[1])&&tpsvalid[0]))
 5
              bch_count <= bch_count + 1'b1;
           /*FOLDENDS*/
        /*FOLDBEGINS 0 2 "BCH + second SYNC reg control"*/
        if(bch count == 66)
10
        begin
              bch go <= 3'b0;
              end
              else if(tpsvalid[1])
15
              if(foundsync[0] || foundsync[1])
              begin
                if(bch_count==15)
                begin
                   if(((syncreg[15:0] == `SYNCSEQ0)&&foundsync[1])|| ((syncreg[15:0]
20
                      == `SYNCSEQ1)&&foundsync[0]) )
                   bch go[0] <= 1'b1;
                   else
                   foundsync <= 2'b0;
25
                end
                else
                begin
                if(tpsreg[15:0] == `SYNCSEQ1)
30
                foundsync[1] \le 1'b1;
                if(tpsreg[15:0] == `SYNCSEQ0)
                foundsync[0] <= 1'b1;
              end
              end
35
              /*FOLDENDS*/
         /*FOLDENDS*/
      assign bch_data = tpsreg[bch_count];
40
      /*FOLDBEGINS 0 0 ""*/
      //always @(posedge clk)
      // $write(tps_valid,,tps_sync,,tps_pilot,,tpsvalid[1],,pilot,,,,,
      // bch_finalwrite,,,,,bch_go[2],,bch_data,,bch_valid,,bch_error,,bch_count,,tps
45
       sync,,,,);
      // $displayb(tpsreg,,syncreg,,foundsync);
      //end
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "micro access"*/
50
      assign upsel0 = upsel&&uprstr&&!upaddr[1]&&!upaddr[0]:
      assign upsel1 = upsel&&uprstr&&!upaddr[1]&& upaddr[0];
      assign upsel2 = upsel&&uprstr&& upaddr[1]&&!upaddr[0];
      assign upsel3 = upsel&&uprstr&& upaddr[1]&& upaddr[0];
      assign lupdata = upsel0? {1'b0,tps_data[30:24]} : 8'bz,
               lupdata = upsel1? tps_data[23:16] : 8'bz,
55
               lupdata = upsel2?
                                    tps_data[15:8] : 8'bz,
```

```
lupdata = upsel3? tps_data[7:0] : 8'bz;
      /*FOLDENDS*/
      assign tps_data = tpsreg[52:22];
      bch_decode bch1 (.clk(clk), .resync(resync), .in_valid(bch_go[2]),
      .in finalwrite(bch_finalwrite), .in_data(bch_data),
 5
                           .out_valid(bch_valid), .out_data(bch_error));
                           endmodule
10
                                         Listing 22
      //SccsID = %W% %G%
      //FOLDBEGINS 0 0 "Copyright (c) 1997 Pioneer Digital Design Centre Limited ..."
15
           Copyright (c) 1997 Pioneer Digital Design Centre Limited
      NAME: sydint rtl.v
20
      PURPOSE <a one line description>
      CREATED: Thu 14 Aug 1997 BY: Paul(Paul McCloy)
      MODIFICATION HISTORY:
      15/9/97 PK Increased width to 13 to allow for bad carrier flag
25
      //FOLDENDS
     //FOLDBEGINS 0 0 "module symdint ... <- top level"
30
      module symdint
      //FOLDBÉGINS 0 0 "pins ..."
35
         out data,
         valid.
         d_symbol,
         valid_in,
40
         demap data,
         odd symbol.
         symbol,
         carrier0.
         constellation,
45
     //FOLDBEGINS 0 3 "ram pins ..."
     ram a,
      ram_di,
      ram_do,
50
     ram wreq.
     //FOLDENDS
     //FOLDBEGINS 0 3 "scan pins ..."
     tdin,
55
     tdout.
```

```
te,
      //FOLDENDS
         nrst.
 5
         clk
      //FOLDENDS
        parameter WIDTH = 13; // Modified by PK 15/9/97; 12->13
10
        parameter ADDR_WIDTH = 11;
      //FOLDBEGINS 0 2 "outputs ..."
      output tdout;
15
        output valid;
        output [17:0]out_data;
        output d_symbol;
        cutput [ADDR_WIDTH-1:0]ram a;
20
        output [WIDTH-1:0]ram di;
        output ram wreq;
        //FOLDENDS
      //FOLDBEGINS 0 2 "inputs ..."
25
        input valid in;
        input [WIDTH-1:0]demap_data;
         input odd_symbol;
         input symbol;
         input carrier0;
30
         input [WIDTH-1:0]ram do;
        input [1:0]constellation;
        input tdin, te;
35
         input nrst, clk;
         //FOLDENDS
      //FOLDBEGINS 0 2 "regs / wires ..."
         //FOLDBEGINS 0 0 "inputs regs ..."
40
         reg valid in reg;
         reg [WIDTH-1:0]demap_data_reg;
         reg odd_symbol_reg;
         reg symbol_reg;
45
         reg [WIDTH-1:0]ram_do_reg;
         reg [1:0]constellation_reg;
         //FOLDENDS
         //FOLDBEGINS 0 0 "output regs ..."
50
         reg valid;
         reg [17:0]out data;
         reg d_symbol;
         reg [ADDR_WIDTH-1:0]ram_a;
55
         reg [WIDTH-1:0]ram_di;
```

```
reg ram wreq;
        //FOLDENDS
        //FOLDBEGINS 0 0 "instate reg ... "
 5
        parameter INSTATE_WAIT_SYMBOL = 2'd0;
        parameter INSTATE_WAIT_VALID = 2'd1:
        parameter INSTATE_WRITE = 2'd2;
        parameter INSTATE_WRITE_RAM = 2'd3:
10
        reg [1:0]instate_reg;
        //FOLDENDS
        //FOLDBEGINS 0 0 "outstate_reg ..."
15
        parameter OUTSTATE_WAIT_WRITEFINISHED = 3'd0;
        parameter OUTSTATE_WAIT0
                                           = 3'd1;
        parameter OUTSTATE_WAIT1
                                           = 3'd2:
        parameter OUTSTATE READRAM
                                               = 3'd3:
        parameter OUTSTATE WAIT2
                                           = 3'd4:
        parameter OUTSTATE_OUTPUTDATA parameter OUTSTATE_WAIT3 = 3
20
                                                  = 3'd5:
                                           = 3'd6:
        reg [2:0]outstate_reg;
        //FOLDENDS
25
        reg [ADDR_WIDTH-1:0]read_addr_reg;
        req [WIDTH-1:0]data_reg;
        reg next_read_reg, next_write_reg;
        reg frist data reg;
30
        reg odd read reg, odd write reg;
        reg sym_rst_read_reg, sym_rst_write_reg;
        reg [17:0] demapped;
        reg [3:0] iminus;
35
        reg [3:0] qminus;
        reg [8:0] outi;
        reg [8:0] outq;
        reg [5:0] demap;
40
        //FOLDBEGINS 0 0 "wires ..."
        wire [ADDR_WIDTH-1:0]address_read, address_write:
        wire finished read, finished write;
        wire valid_read, write_valid;
45
        wire [5:0]ini, inq;
        //FOLDENDS
        //FOLDENDS
50
        ag #(ADDR WIDTH) r
        //FOLDBEGINS 0 2 "pins ..."
        .address(address_read),
55
        .finished(finished read),
        .next(next_read_reg),
```

```
.random(odd_read_reg),
        .sym_rst(sym_rst_read_reg),
        .nrst(nrst),
        .cik(cik)
 5
           //FOLDENDS
        aq #(ADDR WIDTH) w
        //FOLDBEGINS 0 2 "pins ..."
10
        .address(address_write),
        .finished(finished write),
        .next(next_write_reg),
        .random(~odd_write_reg),
15
        .sym_rst(sym_rst_write_reg),
        .nrst(nrst),
        .clk(clk)
           //FOLDENDS
20
      //FOLDBEGINS 0 2 "latch inputs ..."
      always @(posedge clk)
      begin
           valid in reg <= valid in;
           demap_data_reg <= demap_data;
25
           odd_symbol_reg <= odd_symbol;
           symbol reg <= symbol;
                        <= ram_do;
           ram do reg
           constellation reg <= constellation;
30
        end
        //FOLDENDS
        always @(posedge clk)
        begin
35
           if( ~nrst )
           //FOLDBEGINS 0 4 "reset ..."
           instate reg <= INSTATE WAIT SYMBOL:
           outstate_reg <= OUTSTATE_WAIT_WRITEFINISHED:
40
           next_read_reg <= 0;
           end
           //FOLDENDS
           else
           begin
      //FOLDBEGINS 0 4 "input state machine ..
45
      //$write("DB(%0d %m): instate_reg=%0d
                                               fw=%b\n",
            $time, instate_reg, finished_write);
      case (instate reg)
             INSTATE_WAIT_SYMBOL: begin
              sym_rst_write_reg <= 1;
50
              next_write_reg <= 0;
             ram wreq <= 0;
              if( symbol reg )
55
              begin
```

```
//\$write("DB(%0d %m): GOT = %x (NEW SYMBOL)\n", \$time,
                   demap_data reg);
              $write("DB(\overline{"Od \overline{"m}}); START WRITE\n", $time);
                     odd write_reg <= odd_symbol_reg;
 5
                     data reg <= demap data reg;
                     instate reg <= INSTATE WRITE:
                   end
                   end
              INSTATE WAIT VALID: begin
10
              ram wreg <= 0;
              next write reg <= 0;
              if(finished write)
              begin
                     $write("DB(%0d %m): END(1) WRITE\n", $time);
                     instate_reg <= INSTATE_WAIT_SYMBOL;
15
                   end
                   else
                   begin
                     if( valid in_reg )
20
                     beain
                        data_reg <= demap_data_reg;
                        instate reg <= INSTATE WRITE;
                     end
                     end
25
                end
                INSTATE WRITE: begin
                   sym rst write reg <= 0;
                   next_write_reg <= 1;
                   ram_a <= address_write;
30
                  //$write("DB(%0d %m): RWrite[%x] = %x\n", $time, address_write,
                   data_reg);
                   ram di <= data_reg;
                   ram wreg <= 1:
                   if(finished write)
35
                   beain
                     $write("DB(%0d %m): END(2) WRITE\n", $time);
                     instate reg <= INSTATE_WAIT_SYMBOL;
                     ram wreq <= 0;
                   end
40
                   else
                     instate_reg <= INSTATE_WAIT_VALID;
           endcase
           //FOLDENDS
45
      //FOLDBEGINS 0 4 "output state machine ..."
      //$write("DB(%0d %m): outstate_reg=%0d nr:%b r:%b\n",
         $time, outstate_reg, next_read_reg, odd_symbol_reg);
      case (outstate reg)
             OUTSTATE_WAIT_WRITEFINISHED: begin
50
             sym rst read reg <= 1;
             frist data reg <= 1;
             valid <= 0:
             if( finished_write )
55
             begin
                     odd_read_reg <= odd_write_reg;
```

```
outstate_reg <= OUTSTATE WAIT0;
                    $write("DB(%0d %m): START READ\n", $time);
                    //$write("DB(%0d %m): Read (NEW SYMBOL)\n", $time,
                    address_read);
5
                 end
                 end
             OUTSTATE WAIT0: begin
             sym rst read reg <= 0;
             outstate reg <= OUTSTATE WAIT1;
10
             OUTSTATE WAIT1: begin
                 outstate_reg <= OUTSTATE_READRAM;
                  OUTSTATE READRAM: begin
                 //$write("DB(%0d %m): Read [%x]\n", $time, address_read);
15
                 ram_a <= address_read;
                  ram wreq <= 0;
                  next read reg <= 1;
                  outstate_reg <= OUTSTATE_WAIT2;
20
             end
             OUTSTATE_WAIT2: begin
                next_read_reg <= 0;</pre>
                outstate_reg <= OUTSTATE_OUTPUTDATA;
25
             OUTSTATE_OUTPUTDATA: begin
                  out_data <= {outi[8:6], outq[8:6], outi[5:3],
                  outq[5:3], outi[2:0], outq[2:0]);
                  valid <= 1;
                  d symbol <= frist_data_reg;
30
                  frist data reg <= 0;
                  outstate reg <= OUTSTATE WAIT3;
             end
             OUTSTATE_WAIT3: begin
                  valid \leq 0;
                  if( finished_read )
35
                  begin
                    outstate_reg <= OUTSTATE WAIT WRITEFINISHED:
                    $write("DB(%0d %m): END READ\n", $time);
                  end
40
                  else
                    outstate_reg <= OUTSTATE WAIT0;
           endcase
          //FOLDENDS
45
           end
        always @(constellation_reg or ini or ing)
        //FOLDBEGINS 0 2 "demapper ..."
50
        begin
        //FOLDBEGINS 0 2 "coarse demapping"
           iminus = \{ini[5:3], 1'b0\} - 2'd3;
           qminus = \{inq[5:3], 1'b0\} - 2'd3;
55
           if(constellation_reg==2'b01)
           begin
```

```
demap = \{2'b0.
                iminus[2],
                qminus[2],
                !(iminus[2]^iminus[1]),
  5
                !(qminus[2]^qminus[1])
                               //$writeb(demap,,);
                               //$display(iminus,,ini[5:3]);
             end
10
             else if(constellation_reg==2'b10)
             begin
               iminus = \{ini[5:3], 1'b0\} - 3'd7;
               aminus = \{inq[5:3], 1'b0\} - 3'd7;
               demap = { iminus[3],
15
                               qminus[3],
                               !(iminus[3]^iminus[2])
                               !(qminus[3]^qminus[2]).
                               (iminus[2]^iminus[1]),
                               (qminus[2]^qminus[1])
20
             end
            else
               demap = 6'b0;
25
            //FOLDENDS
            if(constellation_reg==2'b01)
          //FOLDBEGINS 0 4 "16QAM"
30
          if(!iminus[1]&&iminus[0])
          begin
                  outi[8:6] = 3'b0;
                  outi[5:3] = demap[3]? 3'b111 : 3'b0;
                  outi[2:0] = iminus[2]? ini[2:0] : ~ini[2:0]:
35
               end
               else
               begin
                  outi[8:6] = 3'b0;
                  outi[5:3] = \sim ini[2:0];
40
                  outi[2:0] = 3'b111;
               if(!qminus[1]&&qminus[0])
               begin
                  outq[8:6] = 3'b0;
45
                  outq[5:3] = demap[2]? 3'b111 : 3'b0:
                  outq[2:0] = qminus[2]? inq[2:0] : ~inq[2:0];
               end
               else
               begin
50
                  outq[8:6] = 3'b0;
                  outq[5:3] = \sim inq[2:0];
                  outq[2:0] = 3b111;
               end
55
               //FOLDENDS
```

```
end
               else if(constellation_reg==2'b10)
               begin
         //FOLDBEGINS 0 4 "64QAM"
 5
         if(!iminus[1])
         begin
                  outi[8:6] = demap[5]? 3'b111 : 3'b0:
                  outi[5:3] = demap[3]? 3'b111 : 3'b0:
                  outi[2:0] = iminus[2]? \sim ini[2:0] : ini[2:0];
10
               end
               else if(!iminus[2])
               begin
                  outi[8:6] = demap[5]? 3'b111 : 3'b0;
                  outi[5:3] = iminus[3]? ini[2:0] : ~ini[2:0];
15
                  outi[2:0] = demap[1]? 3'b111 : 3'b0;
               end
               else
               beain
                  outi[8:6] = \sim ini[2:0];
                  outi[5:3] = demap[3]? 3'b111 : 3'b0:
20
                  outi[2:0] = demap[1]? 3'b111 : 3'b0;
               end
               if(!qminus[1])
               begin
25
                  outq[8:6] = demap[4]? 3'b111 : 3'b0;
                  outq[5:3] = demap[2]? 3'b111 : 3'b0;
                  outq[2:0] = qminus[2]? \sim inq[2:0] : inq[2:0];
               end
               else if(!qminus[2])
30
               begin
                  outq[8:6] = demap[4]? 3'b111 : 3'b0;
                  outq[5:3] = qminus[3]? inq[2:0] : ~inq[2:0];
                  outq[2:0] = demap[0]? 3'b111 : 3'b0;
               end
35
               else
               begin
                  outq[8:6] = \sim inq[2:0];
                  outq[5:3] = demap[2]? 3'b111 : 3'b0:
                  outq[2:0] = demap[0]? 3'b111 : 3'b0;
40
               end
               //FOLDENDS
             end
             else
            begin
45
          //FOLDBEGINS 0 4 "QPSK"
          outi = \{6'b0, \sim ini[2:0]\};
          outq = \{6'b0, \sim inq[2:0]\};
          //FOLDENDS
             end
50
             end
             //FOLDENDS
          assign ini = ram do reg[11:6];
55
          assign ing = ram do reg[5:0];
```

```
endmodule
     //FOLDENDS
     //FOLDBEGINS 0 0 "module ag (address gereration)..."
 5
     module ag
     //FOLDBEGINS 0 0 "pins ..."
         address,
10
         finished.
         next.
         random,
         sym rst,
15
         nrst,
         clk
        //FOLDENDS
20
        parameter ADDR_WIDTH = 12;
     //FOLDBEGINS 0 2 "outputs ..."
     output [ADDR WIDTH-1:0] address;
25
      output finished;
     //FOLDENDS
     //FOLDBEGINS 0 2 "inputs ..."
     input next;
     input random;
30
     input sym rst;
     input nrst, clk;
     //FOLDENDS
     //FOLDBEGINS 0 2 "regs ..."
35
     integer i;
        reg finished;
        reg [9:0] prsr_reg;
        reg [11:0] count_reg;
40
        wire address valid;
        //FOLDENDS
        always @(posedge clk)
45
        begin
           if( ~nrst ) * □
           begin
             count_reg <= 0;
50
             prsr reg <= 10'd0;
           end
           else
           begin
             if(sym_rst)
55
             begin
               finished <= 0;
```

```
count reg <= 0;
              end
              else
              if( next | (!address_valid & random) )
5
              begin
                 //$write("DB(%0d %m): Next(r:%d)\n", $time, random);
                 if( random )
      //FOLDBEGINS 0 8 "do the random stuff ..."
      begin
10
                   if(!address valid)
                   begin
                 //FOLDBEGINS 0 4 "drive the prsr ..."
                 if( count reg == 11'd0 )
                         prsr_reg <= 10'd0;
15
                         else
                         if(count_reg == 11'd1)
                         prsr reg <= 10'd1;
                         else
                         begin
20
                         for(i=0;i<9;i=i+1)
                         prsr_reg[i] <= prsr_reg[i+1];
                         prsr_reg[9] <= prsr_reg[0] ^ prsr_reg[3];</pre>
                         end
25
                      //FOLDENDS
                      count reg <= count reg + 1;
                      //$write("DB(%0d %m): count=%0d Rand(Retry)\n", $time,
                      count reg);
30
                    end
                    eise
                    begin
                      if( count_reg == 11'd2047 )
                         //$write("DB(%0d %m): *** FINISHED Rand\n", $time);
35
                         finished <= 1;
                         count reg <= 0;
                         prsr reg <= 10'd0;
                       end
40
                       else
                       begin
                 //FOLDBEGINS 0 6 "drive the prsr ..."
                 if( count_reg == 11'd0 )
                            prsr_reg <= 10'd0;
45
                            if( count reg == 11'd1 )
                            prsr reg <= 10'd1;
                            else
                            begin
50
                            for(i=0;i<9;i=i+1)
                            prsr_reg[i] <= prsr_reg[i+1];</pre>
                            prsr_reg[9] <= prsr_reg[0] ^ prsr_reg[3];</pre>
                            end
55
                            //FOLDENDS
                            count_reg <= count_reg + 1;
```

```
//$write("DB(%0d %m): count=%0d Rand\n", $time, count_reg);
                           finished <= 0:
                      end
                      end
 5
                 end
                //FOLDENDS
                 eise
      //FOLDBEGINS 0 8 "do the sequential stuff ..."
      begin
10
                   if( count reg != 11'd1511 )
                   begin
                      //$write("DB(%0d %m): count=%0d Sequ\n", $time, count_reg);
                      count_reg <= count_reg +1;
                      finished <= 0;
15
                   end
                   else
                   begin
                      //$write("DB(%0d %m): *** FINISHED Sequ\n", $time);
                      finished <= 1;
20
                      count reg <= 0;
                   end
                   end
                   //FOLDENDS
              end
25
              end
         end
      //FOLDBEGINS 0 2 "assign address ..."
      assign address = (random) ? ({count_reg[0], // 10
30
                                               prsr_reg[2],
                                                            // 9
                                               prsr_reg[5],
                                                            // 8
                                               prsr_reg[8],
                                                            11 7
                                               prsr reg[3],
                                                            // 6
                                               prsr_reg[7],
                                                            // 5
35
                                               prsr_reg[0],
                                                            // 4
                                               prsr reg[1].
                                                            // 3
                                               prsr_reg[4], // 2
                                               prsr_reg[6], // 1
                                               prsr_reg[9]}): // 0
40
                                              count reg;
                                              //FOLDENDS
         assign address valid = (address < 11'd1512);
         endmodule
45
         //FOLDENDS
                                            Listing 23
      //SccsID: "@(#)bitdeint.v
                                 1.4 9/14/97"
      //FOLDBEGINS 0 0 "Copyright (c) 1997 Pioneer Digital Design Centre Limited"
50
         · Copyright (c) 1997 Pioneer Digital Design Centre Limited
       NAME: bitdeint rtl.v
       PURPOSE: bit deinterleaver
55
```

```
CREATED: Wed 23 Jul 1997 BY: Paul(Paul McCloy)
       MODIFICATION HISTORY:
 5
      //FOLDENDS
      module bitdeint
      //FOLDBEGINS 0 2 "pins ..."
10
         i_data,
        q_data,
        discard_i,
        discard q,
15
           valid, // output
        //FOLDBEGINS 0 2 "ram0 pins ..."
20
           ram0_a,
           ram0 di,
           ram0 do,
           ram0_wreq, ram0_ce,
25
           //FOLDENDS
        //FOLDBEGINS 0 2 "ram1 pins ..."
           ram1_a,
           ram1_di,
30
           ram1_do,
           ram1 wreq,
           ram1 ce,
           //FOLDENDS
        //FOLDBEGINS 0 2 "ram2 pins ..."
35
           ram2 a,
           ram2 di,
           ram2 do,
           ram2_wreq, ram2_ce,
40
           //FOLDENDS
           bad carrier,
           valid_in,
45
           data_in,
           symbol,
           constellation, // constellation
           alpha, // does not do anything yet
50
         //FOLDBEGINS 0 2 "scan pins ..."
         tdin,
         tdout.
         te.
         //FOLDENDS
55
           nrst,
```

```
clk
         //FOLDENDS
 5
         parameter SBW = 3; // soft bit width
       //FOLDBEGINS 0 2 "outputs ..."
      //FOLDBEGINS 0 0 "ram0 outputs ..."
       output [6:0]ram0 a;
10
       output [((SBW+1)<<1)-1:0]ram0 di:
      output ram0 ce;
      output ram0_wreq;
      //FOLDENDS
      //FOLDBEGINS 0 0 "ram1 outputs ..."
15
      output [6:0]ram1_a;
      output [((SBW+1)<<1)-1:0]ram1 di:
      output ram1_ce;
output ram1_wreq;
      //FOLDENDS
20 //FOLDBEGINS 0 0 "ram2 outputs ..."
      output [6 0]ram2 a:
      output [((SBW+1)<<1)-1:0]ram2 di:
      output ram2_ce;
      output ram2 wreq;
25
      //FOLDENDS
         output tdout;
         output [SBW-1:0]i data;
30
         output [SBW-1:0]q_data;
         output discard i:
         output discard q;
         output valid;
35
         //FOLDENDS
         //FOLDBEGINS 0 2 "inputs ..."
         input [((SBW+1)<<1)-1:0]ram0 do;
40
         input [((SBW+1)<<1)-1:0]ram1_do;
         input (((SBW+1)<<1)-1:01ram2_do:
         input bad carrier;
         input valid in:
         input [((SBW<<2)+(SBW<<1))-1:0]data_in; // 6*SBW bits
45
         input symbol;
        input [1:0] constellation;
        input [2:0] alpha;
50
        input tdin, te;
        input nrst. clk:
        //FOLDENDS
55
      //FOLDBEGINS 0 2 "reg / wire ..."
      //FOLDBEGINS 0 0 "outputs ..."
```

```
//FOLDBEGINS 0 0 "ram0 regs ..."
      reg [6:0]ram0_a;
      reg [((SBW+1)<<1)-1:0]ram0 di:
      reg ram0_ce;
 5
      reg ram0 wreg;
     //FOLDENDS
      //FOLDBEGINS 0 0 "ram1 regs ..."
      reg [6:0]ram1_a;
      reg [((SBW+1)<<1)-1:0]ram1_di;
10
      reg ram1_ce;
      reg ram1 wreg;
      //FOLDENDS
      //FOLDBEGINS 0 0 "ram2 regs ..."
      reg [6:0]ram2_a;
      reg [((SBW+1)<<1)-1:0]ram2 di;
15
      reg ram2_ce;
      reg ram2_wreq;
      //FOLDENDS
20
        reg [SBW-1:0]i_data;
        reg [SBW-1:0]q data;
        reg discard i;
        reg discard q;
25
        reg valid;
        //FOLDENDS
        //FOLDBEGINS 0 0 "inputs ..."
        reg valid in reg;
30
        reg [((SBW<<2)+(SBW<<1))-1:0]data_in_reg; // 6*SBW bits
        reg symbol_reg, bad carrier reg;
        reg [1:0] constellation reg;
        reg [2:0] alpha_reg;
35
        reg [((SBW+1)<<1)-1:0]ram0 do reg;
        reg [((SBW+1)<<1)-1:0]ram1 do reg;
        req [((SBW+1)<<1)-1:0]ram2_do_reg;
        //FOLDENDS
40
        reg [6:0]i0 adr reg;
         reg [6:0]i1 adr reg;
         reg [6:0]i2_adr_reg;
        reg [6:0]i3_adr_reg;
45
         reg [6:0]i4_adr_reg;
         reg [6:0]i5_adr_reg;
         reg [2:0] mode_reg;
         reg [(SBW<<2)+(SBW<<1)-1:0]data_reg; // 6*(SBW) bits
50
         reg [((SBW+1)<<1)+SBW:0]i_out_buf_reg, q_out_buf_reg; // 3*(SBW+1) bits
         reg ram_filled_reg, out_buf_full_reg, bad_car_reg;
         wire [SBW:0] i0_in, q0_in, i1_in, q1_in ,i2_in ,q2_in;
         wire [SBW:0] i0_ram, q0_ram, i1_ram, q1_ram ,i2_ram ,q2_ram;
55
         //FOLDENDS
```

```
//FOLDBEGINS 0 2 "latch inputs ..."
      always @(posedge clk)
       begin
            bad carrier reg <= bad_carrier;</pre>
 5
            valid in reg <= valid in:
                          <= data_in;
            data in reg
            symbol_reg
                         <= symbol;
            constellation_reg <= constellation;
            alpha reg
                       <= alpha;
10
            ram0_do_reg
                          <= ram0 do;
                          <= ram1_do;
           ram1_do_reg
            ram2_do_reg
                           <= ram2 do;
         end
         //FOLDENDS
15
         always @(posedge clk)
         begin
           if( ~nrst )
           //FOLDBEGINS 0 4 "reset ..."
20
            begin
           mode reg <= 2'b00;
           valid <= 0;
           i0 adr reg <= 0;
           i1 adr reg <= 63;
25
           i2 adr reg <= 105;
           i3_adr_reg <= 42;
           i4 adr reg <= 21;
           i5 adr reg <= 84;
30
              i out buf reg <= 0;
              q_out_buf_reg <= 0;
              ram_filled_reg <= 0;
              out buf full reg <= 0;
35
           //FOLDENDS
           else
           begin
              if( valid_in_reg )
40
              //FOLDBEGINS 0 6 "start cycle ...."
              begin
              data_reg <= data_in_reg;
              bad_car_reg <= bad_carrier_reg;
              //$write("DB(%0d %m): data_reg=%X(%b.%b.%b)\n", $time, data_in_reg,
45
                  bad carrier reg, bad car reg);
              //FOLDBEGINS 0 2 "logic to read i0,1,2 ..."
              ram0 a <= i0 adr reg;
              ram0\overline{}wreq <\overline{=} 0;
50
                ram1 a <= i1 adr reg;
                ram1\_wreq <= 0;
                ram2 a <= i2 adr reg;
                ram2_wreq <= 0;
55
                //FOLDENDS
```

```
ram0 ce <= 1;
                ram1_ce <= (constellation_reg == 21:10) |
                              (constellation_reg == 2'b01);
                              ram2_ce <= (const@ ition_reg == 2'b10);
 5
             //FOLDBEGINS 0 2 "output i1 and g1 ..."
             if( out_buf full reg & (constellation reg != 2'b00))
             begin
                   valid <= 1;
10
                   i_data <= i_out_buf_reg[((SBW+1)<<1)-2:(SBW+1)];
                   discard_i <= i_out_buf_reg[((SBW+1)<<1)-1];
                   q_data <= q_out_buf_reg[((SBW+1)<<1)-2:(SBW+1)];
15
                   discard_q \le q_out\_buf\_reg[((SBW+1)<<1)-1];
                   //$write("DB(%0d %m): OUT(1):%x %x\n", $time,
                          i_out_buf_reg[((SBW+1)<<1)-2:(SBW+1)]
                  //
                          q_out_buf_reg[((SBW+1)<<1)-2:(SBW+1)]);
20
                end
                //FOLDENDS
                mode_reg <= 3'b001;
                end
25
                //FOLDENDS
                else
                begin
                //$write("DB(%0d %m): m=%b\n", $time, mode_reg);
30
                case( mode reg )
                //FOLDBEGINS 0 8 "3'b001: ... "
                3'b001: begin
                //FOLDBEGINS 0 4 "logic to read q0,1,2 ..."
                     ram0_a <= i3_adr_reg;
35
                     ram0_wreq <= 0;
                     ram1_a <= i4_adr_reg;
                     ram1 wreq \leq 0;
40
                     ram2_a <= i5_adr_reg;
                     ram2\_wreq < = 0;
                     //FOLDENDS
                     valid \leq 0;
                     mode reg <= 3'b010;
45
                     end
                //FOLDENDS
                //FOLDBEGINS 0 8 "3'b010: ..."
                3'b010: begin
                mode reg <= 3'b011:
                //FOLDBEGINS 0 4 "output i2 and q2 ..."
50
                if( out_buf_full_reg & (constellation_reg == 2'b10))
                begin
                        valid <= 1;
                        i_data <= i_out_buf_reg[SBW-1:0];
55
                        discard_i <= i_out_buf_reg[SBW];</pre>
```

```
q_data <= q_out_buf reg[SBW-1:0];
                       discard_q <= q_out_buf reg[SBW];
                       //$write("DB(%0d %m): OUT(2):%x %x\n", $time.
 5
                       /\!/
                              i_out_buf_reg[SBW-1:0],
                              q_out_buf_reg[SBW-1:0]);
                       //
                     end
                     //FOLDENDS
                     end
10
                //FOLDENDS
                //FOLDBEGINS 0 8 "3'b011: ...
                3'b011: begin
                valid <= 0;
15
                     //$write("DB(%0d %m): ram read i0:%x i1:%x i2:%x\n",
                     //
                            $time.
                     //
                            ram0_do_reg[((SBW+1)<<1)-1:SBW+1],
                     //
                             ram1_do_reg[((SBW+1)<<1)-1:SBW+1].
                     //
                             ram2_do_reg[((SBW+1)<<1)-1:SBW+1]);
20
                     i_out_buf_reg <= {ram0_do_reg[((SBW+1)<<1)-1:SBW+1],
                     ram1_do_reg[((SBW+1)<<1)-1:SBW+1).
                     ram2_do_reg[((SBW+1)<<1)-1:SBW+1]};
25
                //FOLDBEGINS 0 4 "logic to write new i0,1,2 ..."
                ram0_a <= i0_adr_reg;
                ram0 wreq \leq 1;
                ram0_di <= {i0_in, q0_ram};
30
                     ram1_a <= i1 adr reg;
                     ram1 wreg <= 1;
                     ram1_di <= {i1_in, q1_ram};
35
                     ram2_a <= i2_adr_reg;
                     ram2\_wreq <= 1;
                     ram2 di <= {i2_in, q2_ram};
                     //FOLDENDS
                     mode_reg <= 3'b100;
40
                     end
                //FOLDENDS
                //FOLDBEGINS 0 8 "3'b100: ...
                3'b100: begin
                     //$write("DB(%0d %m): ram read q0:%x q1:%x q2:%x\n",
45
                     II
                            $time.
                     //
                            ram0_do_reg[SBW:0],
                     //
                            ram1_do_reg[SBW:0],
                     //
                            ram2_do_reg[SBW:0]);
50
                     q_out_buf_reg <= {ram0_do_reg[SBW:0],
                     ram1 do reg[SBW:0].
                     ram2_do_reg[SBW:0]};
                     out buf full_reg <= ram filled reg;
55
                     //FOLDBEGINS 0 4 "logic to write new q0,1,2 ..."
```

```
ram0_a <= i3 adr reg;
                     ram0 wreq <= 1;
                     ram0_di <= {i0 ram, q0 in};
 5
                     ram1 a <= i4 adr reg:
                     ram1 wreq <= 1;
                     ram1_di <= {i1_ram, g1_in};
                     ram2_a <= i5_adr_reg;
10
                     ram2 wreq \leq 1;
                     ram2_di <= {i2_ram, q2_in};
                     //FOLDENDS
                //FOLDBEGINS 0.4 "output i0 and g0 ..."
15
                if( out_buf_full_reg )
                begin
                        valid <= 1;
                        i_data <= i_out_buf_reg[((SBW+1)<<1)+SBW-1:((SBW+1)<<1)];
                        discard_i <= i_out_buf_reg[((SBW+1)<<1)+SBW];
20
                        q_data <= q_out_buf_regi((SBW+1)<<1)+SBW-1:((SBW+1)<<1)];
                        discard_q <= q_out_buf_reg[((SBW+1)<<1)+SBW];
                        //$write("DB(%0d %m): OUT(0):%x %x\n", $time,
25
                        //
                             i_out_buf_reg[((SBW+1)<<1)+SBW-1:((SBW+1)<<1)]
                        /\!/
                             q_out_buf_reg[((SBW+1)<<1)+SBW-1:((SBW+1)<<1)]);
                      end
                     //FOLDENDS
30
                     mode_reg <= 3'b101;
                //FOLDENDS
                //FOLDBEGINS 0 8 "3'b101: ... "
                3'b101:begin
35
                valid <= 0:
                //FOLDBEGINS 0 4 "increment ram address ..."
                      if( i0_adr_reg == 7'd125 )
                      begin
40
                        i0_adr_reg <= 0;
                        //FOLDBEGINS 0 2 "do i1_adr_reg (63 offset)..."
                        i1_adr_reg <= (i1_adr_reg == 7'd20) ? 7'd84 :
                        (i1\_adr\_reg == 7'\overline{d}41)? 7'd105 :
                        (i1_adr_reg == 7'd62) ? 7'd0 :
45
                        (i1_adr_reg == 7'd83) ? 7'd21 :
                        (i1_adr_reg == 7'd104) ? 7'd42 :
                                                                          7'd63;
                                                                           //FOLDENDS
                     //FOLDBEGINS 0 2 "do i2_adr_reg (105 offset)..."
50
                     i2_adr_reg <= (i2_adr_reg == 7'd20) ? 7'd42 :
                                          (i2_adr_reg == 7'd41) ? 7'd63 :
                                           (i2_adr_reg == 7'd62) ? 7'd84 :
                                           (i2_adr_reg == 7'd83) ? 7'd105 :
                                           (i2_adr_reg == 7'd104) ? 7'd0 :
55
                                                                           7'd21 :
                                                                           //FOLDENDS
```

```
//FOLDBEGINS 0 2 "do i3 adr reg (42 offset)..."
                      i3_adr_reg <= (i3_adr_reg == 7'd20) ? 7'd105 :
                                            (i3_adr_reg == 7'd41) ? 7'd0 :
                                            (i3_adr_reg == 7'd62) ? 7'd21 :
 5
                                            (i3_adr_reg == 7'd83) ? 7'd42 :
                                            (i3\_adr req == 7'd104) ? 7'd63 :
                                                                             7'd84 :
                                                                             //FOLDENDS
                      //FOLDBEGINS 0 2 "do i4_adr_reg (21_offset)..."
10
                      i4_adr_reg <= (i4_adr_reg == 7'd20) ? 7'd0 :
                                            (i4_adr_reg == 7'd41) ? 7'd21 :
                                            (i4_adr_reg == 7'd62) ? 7'd42 :
                                            (i4_adr_reg == 7'd83) ? 7'd63 :
                                            (i4_adr_reg == 7'd104) ? 7'd84 :
15
                                                                             7'd105 :
                                                                             //FOLDENDS
                      //FOLDBEGINS 0 2 "do i5_adr_reg (84 offset)..."
                      i5_adr_reg <= (i5_adr_reg == 7'd20) ? 7'd63 :
                                            (i5_adr_reg == 7'd41) ? 7'd84 :
20
                                            (i5\_adr\_reg == 7'd62) ? 7'd105 :
                                            (i5_adr_reg == 7'd83) ? 7'd0 :
                                            (i5_adr_reg == 7'd104) ? 7'd21 :
                                                                             7'd42 ;
25
                                                                             //FOLDENDS
                         ram filled reg <= 1;
                         end
                         else
30
                         begin
                         i0_adr_reg <= i0_adr_reg + 1;
                         i1_adr_reg <= (i1_adr_reg == 7'd125) ? 0 : i1_adr_reg +1;
                         i2_adr_reg <= (i2_adr_reg == 7'd125) ? 0 : i2_adr_reg +1;
                        i3_adr_reg <= (i3_adr_reg == 7'd125) ? 0 : i3_adr_reg +1;
                        i4_adr_reg <= (i4_adr_reg == 7'd125) ? 0 : i4_adr_reg +1;
35
                         i5_adr_reg <= (i5_adr_reg == 7'd125) ? 0 : i5 adr_reg +1;
                      //FOLDENDS
                      end
40
                 //FOLDENDS
                 endcase
              end
              end
         end
45
         assign i0_in = { bad_car_reg,
         data_reg[(SBW<<2)+(SBW<<1)-1:(SBW<<2)+SBW]};
         assign q0_in = { bad_car_reg,
         data_reg[(SBW<<2)+SBW-1 :SBW<<2]}:
50
         assign i1 in = { bad car req,
         data_reg[(SBW<<2)-1
                                :(SBW<<1)+SBWJ}:
         assign q1_in = { bad_car_reg,
data_reg[(SBW<<1)+SBW-1 :SBW<<1]};
         assign i2_in = { bad_car_reg,
55
         data_reg[(SBW<<1)-1 :SBW]};
         assign q2 in = { bad car req.
```

```
data_reg[SBW-1
                               :0]};
         assign\ i0\_ram = i\_out\_buf\_reg[((SBW+1)<<1)+SBW:((SBW+1)<<1)];
         assign q\bar{0}_ram = q_out_buf_reg[((SBW+1)<<1)+SBW:((SBW+1)<<1)];
         assign i1_ram = i_out_buf_reg[((SBW+1)<<1)-1:SBW+1];
 5
         assign q1_ram = q_out_buf_reg[((SBW+1)<<1)-1:SBW+1]:
         assign i2_ram = i_out_buf_reg[SBW:0];
         assign q2_ram = q_out_buf_reg[SBW:0];
10
      endmodule
                                            Listing 24
      // Sccsld: %W% %G%
15
        Copyright (c) 1997 Pioneer Digital Design Centre Limited
      module acc_prod (clk, resync, load, symbol, new_phase, old_phase, xcount,
20
            acc out);
       input clk, resync, load, symbol;
       input [10:0] xcount;
25
       input [13:0] new phase, old phase;
       output [29:0] acc out;
       reg [29:0] acc out;
       reg [29:0] acc_int;
reg [14:0] diff;
30
       reg [25:0] xdiff;
       reg sign;
       reg [14:0] mod diff;
35
       reg [25:0] mod_xdiff;
       always @ (posedge clk)
40
       begin
       if (resync)
       begin
        acc out \leq 0;
        acc int <= 0;
45
       end
       else
       begin
        if (load)
50
        acc_int <= acc_int + {xdiff[25], xdiff[25], // sign extend
                xdiff[25], xdiff[25], xdiff]:
        if (symbol)
        begin
         acc out <= acc int;
         acc_int <= 0:
55
        end
```

```
end
        end
        always @ (new_phase or old_phase or xcount)
  5
        begin
        diff = {new_phase[13], new_phase} // sign extend up to allow
           - {old_phase[13], old_phase}; // differences up to 360
        sign = diff[14];
        mod\_diff = sign? (\sim diff + 1) : diff:
        mod_xdiff = mod_diff * {4'b0, xcount};
10
        xdiff = sign ? (~mod_xdiff + 1) : mod xdiff;
        end
       endmodule
15
                                              Listing 25
       // Sccsld: %W% %G%
        Copyright (c) 1997 Pioneer Digital Design Centre Limited
20
25
      module acc_simple (clk, resync, load, symbol, new_phase, old_phase, acc_out);
       input clk, resync, load, symbol;
       input [13:0] new phase, old phase;
30
       output [20:0] acc out;
       reg [20:0] acc_out;
       reg [20:0] acc_int;
       reg [14:0] diff;
35
       always @ (posedge clk)
       begin
       if (resync)
40
        begin
        acc out \leq 0:
        acc int \leq 0;
        end
45
        else
        begin
        if (load)
         acc_int <= acc_int + {diff[14], diff[14], // sign extend
                diff[14], diff[14],
50
                diff[14], diff[14], diff);
        if (symbol)
        begin
         acc_out <= acc_int;
         acc_int <= 0;
55
        end
       end
```

```
end
       always @ (new phase or old phase)
        diff = {new_phase[13], new_phase} // sign extend up to allow
          - {old_phase[13], old_phase}; // differences up to 360
 5
       always @ (diff or load)
       begin: display
10
        reg[14:0] real_diff;
        if (load)
        begin
        if (diff[14])
15
        begin
         real_diff = (\sim diff + 1);
         $display ("diff = -%0d", real_diff);
        else
20
         $display ("diff = %0d", diff);
        end
       end // display
      endmodule
25
                                             Listing 26
      // Sccsld: %W% %G%
        Copyright (c) 1997 Pioneer Digital Design Centre Limited
30
      module addr_gen (clk, resync, u_symbol, uc_pilot, got_phase, en, load, guard,
35
            addr, xcount, guard_reg, symbol);
       input clk, resync, u_symbol, uc_pilot, got_phase;
       input [1:0] guard;
40
       output en, load, symbol;
       output [1:0] guard reg:
       output [9:0] addr;
       output [10:0] xcount;
45
       reg en, load, load_p, inc_count2, symbol:
       reg [1:0] guard_reg;
       reg [5:0] count45;
       reg [10:0] xcount;
       reg [9:0] addr;
50
       always @ (posedge clk)
       begin
       if (resync)
55
       begin
        count45 <= 0;
```

```
load p \le 0;
        load <= 0;
        inc_count2 <= 0;
        symbol \leq 0;
 5
        guard reg <= 0;
        end
        else
        begin
10
        if (u_symbol)
        begin
         inc_count2 <= 1;
         guard_reg <= guard;
15
        if (inc_count2 && uc_pilot)
        begin
         inc_count2 <= 0;
         count45 <= 0;
        end
20
        if (got_phase)
         count45 \le count45 + 1;
        load p <= en;
        load <= load p;
        symbol <= (inc_count2 && uc_pilot);</pre>
25
        addr <= count45;
        en <= got_phase && !resync && (count45 < 45); // !! 45 ?
       end
       end
30
       always @ (count45)
       case (count45)
          1: xcount = 1;
          2: xcount = 49;
35
          3: xcount = 55;
          4: xcount = 88:
          5: xcount = 142;
          6: xcount = 157;
          7: xcount = 193;
40
          8: xcount = 202:
          9: xcount = 256:
          10: xcount = 280:
          11: xcount = 283;
          12: xcount = 334;
45
          13: xcount = 433;
          14: xcount = 451;
          15: xcount = 484;
          16: xcount = 526;
          17: xcount = 532;
50
          18: xcount = 619;
         19: xcount = 637:
         20: xcount = 715;
         21: xcount = 760;
         22: xcount = 766;
55
         23: xcount = 781;
         24: xcount = 805;
```

```
25: xcount = 874;
         26: xcount = 889;
         27: xcount = 919;
         28: xcount = 940;
 5
         29: xcount = 943;
         30: xcount = 970;
         31: xcount = 985;
         32: xcount = 1051;
         33: xcount = 1102;
10
         34: xcount = 1108;
         35: xcount = 1111;
         36: xcount = 1138;
         37: xcount = 1141;
          38: xcount = 1147;
         39: xcount = 1207;
15
         40: xcount = 1270;
         41: xcount = 1324;
         42: xcount = 1378;
         43: xcount = 1492;
20
         44: xcount = 1684;
         45 xcount = 1705;
        default: xcount = 0;
        endcase
      endmodule
25
                                             Listing 27
      // SccsId: %W% %G%
30
        Copyright (c) 1997 Pioneer Digital Design Centre Limited
35
       module avg 8 (clk, resync, symbol, in data, avg out);
       parameter phase width = 12;
       input clk, resync, symbol;
40
       input [phase_width-2:0] in_data;
       output [phase_width-2:0] avg_out;
       reg [phase_width-2:0] avg_out;
       reg [phase width-2:0] store [7:0];
45
       wire [phase_width-2:0] store7 = store[7];
       wire [phase_width-2:0] store6 = store[6];
       wire [phase_width-2:0] store5 = store[5];
       wire [phase_width-2:0] store4 = store[4];
50
       wire [phase_width-2:0] store3 = store[3];
       wire [phase_width-2:0] store2 = store[2];
       wire [phase width-2:0] store1 = store[1];
       wire [phase_width-2:0] store0 = store[0];
55
```

```
wire [phase_width+1:0] sum = ({store7[phase_width-2], store7[phase_width-2],
       store7[phase width-2], store7}
                + {store6[phase_width-2], store6[phase_width-2], store6[phase_width-2],
       store6}
                + {store5[phase_width-2], store5[phase_width-2], store5[phase_width-2],
 5
       store5
                + {store4[phase_width-2], store4[phase_width-2], store4[phase_width-2],
       store4}
                + {store3[phase_width-2], store3[phase_width-2], store3[phase_width-2],
10
       store3
                + {store2[phase_width-2], store2[phase_width-2], store2[phase_width-2],
       store2}
                + {store1[phase_width-2], store1[phase_width-2], store1[phase_width-2],
       store1}
                + {store0[phase_width-2], store0[phase_width-2], store0[phase_width-2],
15
       store0});
       always @ (posedge cik)
       begin
20
        if (resync)
        begin
        store[7] \le 0;
        store[6] <= 0;
        store[5] <= 0:
25
        store[4] \le 0;
        store[3] <= 0;
        store[2] <= 0:
        store[1] <= 0;
        store[0] \le 0;
30
        avg_out \le 0:
        end
        else if (symbol)
        begin
        store[7] <= store[6]:
35
        store[6] <= store[5]:
        store[5] <= store[4];
        store[4] <= store[3];
        store[3] <= store[2]:
        store[2] <= store[1];
40
        store[1] <= store[0];
        store[0] <= in data:
        avg out <= sum >> 3;
       end
       end
45
      endmodule
                                             Listing 28
      // Sccsld: %W% %G%
50
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
```

module twowire26 (clk, rst, in_valid, din, out_accept, out_valid, in_accept,

BNSDOCID: <WO___9819410A2_I_>

55

dout, set); input clk, rst, set, in valid, out accept: 5 input [25:0] din; output in_accept, out_valid; output [25:0] dout; reg in_accept, out_valid, acc_int, acc_int_reg, in_valid_reg, val_int; reg [25:0] dout, din_reg; 10 always @ (posedge clk) begin if (rst) out valid <= 0; 15 else if (acc int | set) out valid <= val int; if (in_accept) begin 20 in_valid reg <= in valid; din reg <= din; end if (acc int) 25 dout <= in_accept ? din : din reg; if (set) acc_int_reg <= 1; else 30 acc_int_reg <= acc_int; always @ (out_accept or out_valid or acc_int_reg or in_valid or in_valid_reg) beain 35 acc_int = out_accept || !out_valid; in_accept = acc_int_reg || !in_valid_reg; val_int = in_accept ? in_valid : in_valid reg; end 40 endmodule module buffer (clk, nrst, resync, u_symbol_in, uc_pilot_in, ui_data_in, uq_data_in, u_symbol_out, uc_pilot_out, ui_data_out, 45 uq_data_out, got_phase); input clk, nrst, resync, u_symbol_in, uc_pilot_in, got_phase; input [11:0] ui_data_in, uq_data_in; output u_symbol_out, uc_pilot_out; 50 output [11:0] ui data out, uq data out: reg u_symbol_out, uc_pilot_out, accept; wire u_symbol_o, uc_pilot o; reg [11:0] ui_data_out, uq_data_out; wire [11:0] ui_data_o, uq_data_o; 55 wire a, v;

```
wire [25:0] d;
       wire in_valid = u_symbol_in || uc pilot in;
       wire rst = !nrst | resync;
 5
       twowire26 tw1 (.clk(clk), .rst(rst), .in_valid(in_valid), .din({u_symbol_in,
            uc_pilot_in, ui_data_in, uq_data_in}), .out_accept(a),
             .out_valid(v), .in_accept(), .dout(d), .set(1'b0));
10
       twowire26 tw2 (.clk(clk), .rst(rst), .in_valid(v), .din(d),
             .out_accept(accept), .out_valid(out_valid), .in_accept(a),
             .dout({u_symbol_o, uc_pilot_o, ui_data_o, uq_data_o}),
            .set(1'b0));
15
       always @ (u_symbol_o or uc_pilot_o or ui_data_o or uq_data_o or out_valid or
          accept)
       begin
20
        if (out_valid && accept)
        begin
        u_symbol_out = u_symbol_o;
        uc pilot_out = uc pilot o;
        ui_data_out = ui_data_o;
25
        uq_data_out = uq_data_o;
        end
        else
        begin
        u symbol out = 0;
30
        uc pilot out = 0;
        ui data out = 0;
        uq_data_out = 0;
        end
       end
35
       always @ (posedge clk)
       begin
       if (rst || got_phase)
        accept \leq \overline{1};
40
        else if (uc pilot out)
        accept <= 0;
       end
      endmodule
45
                                             Listing 29
      // Sccsld: %W% %G%
        Copyright (c) 1997 Pioneer Digital Design Centre Limited
50
55
      module divide (clk, go, numer, denom, answ, got);
```

```
this divider is optimised on the principal that the answer will always be
       less than 1 - ie denom > numer
 5
       input clk, go;
       input [10:0] numer, denom;
       output got;
       output [10:0] answ;
10
       reg got;
       reg [10:0] answ;
       reg [20:0] sub, internal;
       reg [3:0] dcount;
15
       always @ (posedge clk)
       begin
       if (go)
20
       begin
        dcount <= 0;
        internal <= numer << 10;
        sub <= denom << 9;
       end
25
       if (dcount < 11)
       begin
        if (internal > sub)
        begin
        internal <= internal - sub;
30
        answ[10 - dcount] <= 1;
        end
        else
        begin
        internal <= internal;
35
        answ[10 - dcount] <= 0;
        end
        sub <= sub >> 1;
        dcount <= dcount + 1;
40
       got <= (dcount == 10);
       end
45
      endmodule
                                             Listing 30
      // Sccsld: %W% %G%
50
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
55
      module fserr_str (clk, nrst, resync, u_symbol, uc_pilot, ui_data, uq_data, guard,
```

```
freq_sweep, sr_sweep, lupdata, upaddr, upwstr, uprstr, upsel1,
            upsel2, ram_di, te, tdin, freq_err, samp_err, ram_rnw,
            ram addr, ram do, tdout);
       input clk, nrst, resync, u_symbol, uc_pilot, upwstr, uprstr, te, tdin, upsel1,
 5
         upsel2:
       input [1:0] guard;
       input [3:0] freq_sweep, sr_sweep, upaddr;
       input [11:0] ui_data, uq_data;
10
       input [13:0] ram do;
       output ram rnw, tdout;
       output [9:0] ram addr;
       output [12:0] freq err, samp err;
       output [13:0] ram di;
15
       inout [7:0] lupdata;
       wire got_phase, en, load, symbol, u_symbol_buf, uc_pilot_buf;
       wire freq open, sample open;
       wire [1:0] quard reg;
20
       wire [10:0] xcount;
       wire [11:0] ui data_buf, uq_data_buf;
       wire [13:0] phase_in, phase_out;
       wire [20:0] acc out simple;
       wire [29:0] acc out prod;
25
       wire [12:0] freq_err_uf, samp_err_uf;
       wire [12:0] freq err fil, samp err fil, freq twiddle.
               sample twiddle;
       buffer buffer (.clk(clk), .nrst(nrst), .resync(resync), .u_symbol in(u_symbol),
30
            .uc pilot in(uc_pilot), .ui_data_in(ui_data),
            .uq_data_in(uq_data), u_symbol out(u symbol buf).
            .uc_pilot_out(uc_pilot_buf), .ui_data_out(ui_data_buf),
            .uq data out(uq_data_buf), .got_phase(got_phase));
35
       tan taylor phase_extr (.clk(clk), .nrst(nrst), .resync(resync),
               .uc_pilot(uc_pilot_buf), .ui_data(ui_data buf),
               .uq data(uq_data_buf), .phase(phase in),
               .got phase(got phase));
40
       addr_gen addr_gen (.clk(clk), .resync(resync), .u_symbol(u_symbol_buf),
             .uc_pilot(uc_pilot_buf), .got_phase(got_phase), .en(en),
             .load(load), .guard(guard), .addr(ram_addr), .xcount(xcount),
             .guard_reg(guard_reg), symbol(symbol));
45
       pilot store pilot_store (.clk(clk), .en(en), .ram_do(ram_do),
               .phase_in(phase_in), .ram_rnw(ram_rnw),
               .ram_di(ram_di), .phase_out(phase_out));
       acc simple acc_simple (.clk(clk), .resync(resync), .load(load),
50
               .symbol(symbol), new_phase(phase_in),
               .old_phase(phase_out), .acc_out(acc_out_simple));
       acc_prod (.clk(clk), .resync(resync), .load(load),
55
             .symbol(symbol), .new phase(phase in).
             .old_phase(phase_out), .xcount(xcount),
```

```
.acc_out(acc_out_prod));
       slow_arith slow_arith (.acc_simple(acc_out_simple), .acc_prod(acc_out_prod),
               .guard(guard_reg), .freq_err_uf(freq_err_uf),
 5
              .samp_err_uf(samp_err_uf));
       avg 8 #(14)
          lpf freq (.clk(clk), .resync(resync), .symbol(symbol),
             .in_data(freq_err_uf), .avg_out(freq_err_fil));
10
       avg 8 #(14)
          lpf_samp (.clk(clk), .resync(resync), .symbol(symbol),
             .in_data(samp_err_uf), .avg_out(samp_err_fil));
15
       /* median filter #(14)
          lpf_freq (.clk(clk), .nrst(nrst), .in_valid(symbol).
             .din(freq_err_uf), .dout(freq_err_fil));
       median filter #(14)
20
          lpf_samp (.clk(clk), .nrst(nrst), .in_valid(symbol).
             .din(samp_err_uf), .dout(samp_err_fil));
       sweep_twiddle sweep_twiddle (.freq_err_fil(freq_err_fil),
25
                .samp_err_fil(samp_err_fil),
                .freq sweep(freq_sweep),
                .sr_sweep(sr_sweep), .freq_open(freq_open),
                .sample open(sample open),
                .freq_twiddle(freq_twiddle),
30
                .sample_twiddle(sample_twiddle).
                .freq err out(freq err),
                .samp err out(samp err));
       lupidec lupidec (.clk(clk), .nrst(nrst), .resync(resync), .upaddr(upaddr),
35
             .upwstr(upwstr), .uprstr(uprstr), .lupdata(lupdata),
            .freq_open(freq_open), .sample_open(sample_open),
            .freq_twiddle(freq_twiddle), .sample_twiddle(sample_twiddle),
            .sample_loop_bw(), .freq_loop_bw(), .freq_err(freq_err),
             .samp_err(samp_err), .f_err_update(), .s_err_update());
40
      endmodule
                                             Listing 31
      // Sccsld: %W% %G%
45
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
50
      module lupidec (clk, nrst, resync, upaddr, upwstr, uprstr, lupdata, freq_open,
           sample_open, freq_twiddle, sample_twiddle, sample_loop_bw,
           freq loop bw, freq_err, samp_err, f_err_update,
           s err update);
55
      input clk, nrst, resync, upwstr, uprstr, f_err_update, s_err_update;
```

```
input [3:0] upaddr;
       input [12:0] freq_err, samp_err;
       inout [7:0] lupdata;
       output freq_open, sample_open;
       output [12:0] freq_twiddle, sample_twiddle, sample_loop_bw, freq_loop_bw;
 5
       reg freq_open, sample_open;
       reg [12:0] freq_twiddle, sample_twiddle, sample_loop_bw, freq_loop_bw;
10
       wire wr str;
       wire [3:0] wr addr:
       wire [7:0] wr_data;
15
      /*FOLDBEGINS 0 2 "address decode"*/
       /*FOLDBEGINS 0 0 "read decode"*/
       wire f_err_h_ren = (upaddr == 4'he);
       wire f err | ren = (upaddr == 4'hf):
       wire s_err_h ren = (upaddr == 4'hc);
20
       wire s err | ren = (upaddr == 4'hd);
       wire f_twd_h_ren = (upaddr == 4'h4);
       wire f_twd_l_ren = (upaddr == 4'h5):
       wire s_twd_h_ren = (upaddr == 4'h8);
       wire s_twd_l ren = (upaddr == 4'h9);
25
       wire f_lbw_h_ren = (upaddr == 4'h6);
       wire f_lbw_l_ren = (upaddr == 4'h7);
       wire s_lbw_h_ren = (upaddr == 4'ha);
       wire s lbw | ren = (upaddr == 4'hb);
       /*FOLDENDS*/
30
       /*FOLDBEGINS 0 0 "write decode"*/
       wire f_twd_h_wen = (wr_addr == 4'h4);
       wire f_twd_l_wen = (wr_addr == 4'h5);
       wire s_twd_h_wen = (wr addr == 4'h8);
35
       wire s_twd_l_wen = (wr_addr == 4'h9);
       wire f_lbw_h_wen = (wr_addr == 4'h6);
       wire f_lbw_l_wen = (wr addr == 4'h7);
      wire s_lbw_h_wen = (wr_addr == 4'ha);
       wire s lbw | wen = (wr addr == 4'hb);
40
       /*FOLDENDS*/
       /*FOLDENDS*/
      /*FOLDBEGINS 0 2 "upi regs"*/
       /*FOLDBEGINS 0 0 "freq error status req "*/
      upi_status_reg2 fr_err (.clk(clk), .nrst(nrst), .status_value({3'b0, freq_err}),
45
              .capture_strobe(f_err_update), read_strobe(uprstr),
              .reg_select_l(f_err_l_ren), reg_select_h(f_err_h ren),
              .lupdata(lupdata));
      /*FOLDENDS*/
50
      /*FOLDBEGINS 0 0 "sample error status reg"*/
      upi_status_reg2 sr_err (.clk(clk), .nrst(nrst), .status_value({3'b0, samp_err}),
              .capture_strobe(s_err_update), .read_strobe(uprstr),
              .reg_select_l(s_err_l_ren), .reg_select_h(s_err_h_ren),
55
              .lupdata(lupdata));
      /*FOLDENDS*/
```

```
/*FOLDBEGINS 0 0 "control regs write latch"*/
       upi write latch #(3)
           write_lat (.cik(cik), .nrst(nrst), .lupdata(lupdata), .upaddr(upaddr),
               .write_strobe(upwstr), .write_data(wr_data),
 5 -
               .write_address(wr_addr), write_sync(wr_str));
       /*FOLDENDS*/
       /*FOL_BEGINS 0 0 "freq twiddle etc rdbk regs"*/
       upi_rdbk_reg_freq_r_upper (.control_value({freq_open, 2'b0, freq_twiddle[12:8]}),
10
               .read_strobe(uprstr), .reg_select(f twd h ren).
               .lupdata(lupdata));
       upi_rdbk_reg freq_r_lower (.control_value(freq_twiddle[7:0]), .read_strobe(uprstr),
15
                reg_select(f_twd_l_ren), .lupdata(lupdata));
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "samp twiddle etc rdbk regs"*/
      upi rdbk reg samp r_upper (.control_value({sample open, 2'b0,
20
      sample twiddle[12:8]}),
               .read_strobe(uprstr), .reg_select(s_twd_h_ren).
               .lupdata(lupdata));
       upi rdbk reg samp r_lower (.control_value(sample twiddle[7:0]),
25
      .read strobe(uprstr),
                .reg_select(s_twd_l_ren), .lupdata(lupdata));
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "freq loop bw rdbk regs"*/
      upi_rdbk_reg fr_lp_r_upper (.control_value({3'b0, freq_loop_bw[12:8]}),
30
               .read_strobe(uprstr), reg_select(f_lbw h_ren),
               .lupdata(lupdata));
       upi_rdbk_reg fr_lp_r_lower (.control_value(freq_loop_bw[7:0]).
               .read_strobe(uprstr), .reg_select(f_lbw_l ren),
35
               .lupdata(lupdata));
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "samp loop bw rdbk regs"*/
      upi_rdbk_reg sr_lp_r_upper (.control_value({3'b0, sample_loop_bw[12:8]}),
40
               .read_strobe(uprstr), .reg_select(s_lbw_h_ren),
               .lupdata(lupdata));
       upi_rdbk_reg sr_lp_r_lower (.control_value(sample_loop_bw[7:0]),
               read strobe(uprstr), reg_select(s_lbw | ren),
45
               .lupdata(lupdata));
       /*FOLDENDS*/
       /*FOLDENDS*/
50
      /*FOLDBEGINS 0 2 "control regs"*/
       always @ (posedge clk)
       begin
       if (!nrst)
       begin.
55
        freq open \leq 0;
        sample open <= 0;
```

```
freq twiddle <= 0;
        sample twiddle <= 0;
        sample_loop_bw <= 0; //????
        freq_loop_bw <= 0; //????
 5
        end
        else
        begin
        if (wr_str)
        begin
10
         if (f_twd_h_wen)
         begin
         freq_open <= wr_data[7];
         freq_twiddle[12:8] <= wr_data[4:0]:
         end
15
         if (f twd I wen)
         freq_twiddle[7:0] <= wr_data[7:0];
         if (s_twd_h_wen)
20
         begin
         sample open <= wr data[7];
         sample_twiddle[12:8] <= wr data[4:0];
         end
25
         if (s_twd_i_wen)
         sample twiddle[7:0] <= wr data[7:0]:
         if (f lbw h wen)
         freq_loop_bw[12:8] <= wr_data[4:0];
30
         if (f_lbw_l_wen)
         freq_loop_bw[7:0] <= wr_data[7:0];
         if (s lbw h wen)
35
         sample_loop_bw[12:8] <= wr data[4:0];
         if (s lbw | wen)
         sample_loop_bw[7:0] \leq wr data[7:0];
40
        end
       end
       end
       /*FOLDENDS*/
45
      endmodule
                                           Listing 32
      // Sccsld: %W% %G%
50
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
```

55

```
module pilot_store (clk, en, ram_do, phase_in, ram_rnw, ram_di, phase_out);
       input clk, en;
       // input [9:0] addr;
 5
       input [13:0] phase_in;
       input [13:0] ram do;
       output ram rnw;
       output [13:0] ram di, phase out;
10
       wire ram_rnw;
       // reg en d1;
       // reg [9:0] addr_reg;
       // reg [13:0] mem [579:0];
       reg [13:0] phase_out; //, phase_in_reg;
15
       wire [13:0] ram di;
       always @ (posedge clk)
       begin
20
       // en_d1 <= en;
       if (en)
       begin
       // phase in reg <= phase in:
25
       // addr_reg <= addr;</pre>
        phase_out <= ram_do;
       // phase out <= mem[addr];
       end
       // if (en_d1)
30
       // mem[addr_reg] <= phase in reg;</pre>
       assign ram_di = phase_in;
       assign ram rnw = !en;
35
      endmodule
                                            Listing 33
      // SccsId: %W% %G%
40
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
45
      module slow_arith (acc_simple, acc_prod, guard, freq_err_uf, samp_err_uf);
       input [1:0] guard;
50
       input [20:0] acc_simple;
       input [29:0] acc_prod;
       output [12:0] freq err uf, samp err uf;
       reg [12:0] freq err uf, samp err uf;
55
       reg [20:0] freg scale;
       reg [38:0] inter freq;
```

```
reg sign;
        reg [20:0] mod_acc;
        reg [38:0] mod trunc sat;
        reg [41:0] mod;
  5
        reg sign_a, sign_b, sign_inter_sr;
        reg [20:0] mod acc s;
        reg [29:0] mod_acc p;
        reg [35:0] a, mod a;
10
        reg [35:0] b, mod b;
        reg [36:0] mod_diff, diff;
        reg [46:0] inter_sr, mod_inter_sr;
       parameter sp = 45, acc_x = 33927, samp_scale = 11'b10100100110:
15
       always @ (quard)
        case (guard)
        2'b00: freq_scale = 21'b011110100111110001011; // guard == 64
        2'b01: freq_scale = 21'b011101101110001000011; // guard == 128
20
        2'b10: freq_scale = 21'b011100000100011101010; // guard == 256
        2'b11: freq_scale = 21'b011001010000110011111; // guard == 512
        endcase
25
       always @ (acc_simple or freq_scale)
       begin
       sign = acc_simple[20];
       mod_acc = sign ? (~acc_simple + 1) : acc_simple:
30
       mod = (freq_scale * mod_acc);
       // inter_freq = sign ? (~mod + 1) : mod:
       if (mod[41:38] > 0)
       begin
35
        mod trunc sat = 39'h3fffffff;
        $display("freq_err saturated");
       end
       else
        mod_trunc_sat = mod[38:0];
40
       inter_freq = sign ? (~mod_trunc_sat + 1) : mod_trunc_sat;
       freq_err_uf = inter_freq >> 26;
45
       always @ (acc_simple or acc_prod)
      begin
       sign_a = acc prod[29];
50
       mod acc_p = sign_a ? (~acc_prod + 1) : acc_prod:
       mod_a = sp * mod_acc_p;
       a = sign_a ? (\sim mod_a + 1) : mod_a;
       sign_b = acc_simple[20];
55
       mod_acc_s = sign_b ? (~acc_simple + 1) : acc_simple;
       mod_b = acc_x * mod_acc_s;
```

```
b = sign b? (\sim mod b + 1) : mod b;
       diff = {a[35], a} - {b[35], b}; // sign extend
 5
       sign inter sr = diff[36];
       mod diff = sign inter sr? (~diff + 1) : diff:
       mod inter sr = (mod diff * samp scale);
       inter_sr = sign_inter_sr ? (~mod_inter_sr + 1) : mod_inter_sr;
10
       samp_err_uf = inter_sr >> 34; //!!scaling!!
       end
      endmodule
15
                                            Listing 34
      // Sccsld: %W% %G%
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
20
      module sweep_twiddle (freq_err_fil, samp_err_fil, freq_sweep, sr_sweep,
             freq_open, sample_open, freq_twiddle, sample_twiddle,
             freq_err_out, samp_err_out);
25
       input freq_open, sample_open;
       input [3.0] freq sweep, sr sweep;
       input [12.0] freq_err_fil, samp_err_fil, freq_twiddle, sample_twiddle;
       output [12:0] freq_err_out, samp_err_out;
30
       reg [12:0] freq_err_out, samp_err_out;
       reg [12:0] freq_err_swept, samp_err_swept;
       always @ (freq sweep or freq err fil)
35
       case (freq_sweep)
       4'b0000 freq err swept = freq err fil;
       4'b0001: freq err swept = freq err fil + 500:
       4'b0010: freq err swept = freq err fil + 1000:
       4'b0011: freq_err_swept = freq_err_fil + 1500;
       4'b0100: freq_err_swept = freq_err_fil + 2000;
40
       4'b0101: freq_err_swept = freq_err_fil + 2500;
       4'b0110: freq_err_swept = freq_err_fil + 3000;
       4'b0111: freq err swept = freq err fil + 3500:
       default: freq err swept = freq err fil;
45
       endcase
       always @ (sr sweep or samp err fil)
       case (sr sweep)
       4'b0000: samp_err_swept = samp_err_fil;
50
       4'b0001: samp_err_swept = samp_err_fil + 500;
       4'b0010: samp_err_swept = samp_err_fil - 500:
       4'b0011: samp err swept = samp err fil + 1000:
       4'b0100: samp_err_swept = samp_err_fil - 1000:
       4'b0101: samp_err_swept = samp_err_fil + 1500;
       4'b0110: samp_err_swept = samp_err_fil - 1500;
55
       4'b0111: samp_err_swept = samp_err_fil + 2000;
```

```
4'b1000: samp_err_swept = samp_err_fil - 2000;
       default: samp err swept = samp err fil:
       endcase
 5
       always @ (freq_err_swept or freq_open or freq_twiddle)
       if (freq_open)
       freq err out = freq twiddle:
       freq err out = freq err swept + freq twiddle:
10
       always @ (samp_err_swept or sample open or sample twiddle)
       if (sample open)
       samp_err_out = sample_twiddle;
       else
15
       samp err out = samp err swept + sample twiddle:
      endmodule
20
                                           Listing 35
      // Sccsld: %W% %G%
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
      *************
25
      module tan_taylor (clk, nrst, resync, uc_pilot, ui_data, uq_data, phase,
30
            got phase);
       input clk, nrst, resync, uc_pilot;
       input [11:0] ui data, uq data;
       output got_phase;
      output [13:0] phase;
35
       reg got_phase;
       reg [13:0] phase;
       reg add, qgti, modqeqi, i_zero_reg, q_zero_reg, go;
40
       reg [1:0] quadrant;
       reg [6:0] count, count d1;
      reg [10:0] mod_i, mod_q, coeff, numer, denom;
      reg [21:0] x_sqd, x_pow, next_term, sum, flip, next_term_unshift, prev_sum,
          x_sqd_unshift, x_pow_unshift;
45
      wire got;
      wire [10:0] div;
      parameter pi = 6434, pi_over2 = 3217, minus_pi_o2 = 13167, pi_over4 = 1609;
50
      divide div1 (clk, go, numer, denom, div, got);
      always @ (posedge cik)
      begin
       if (!nrst || resync)
55
        count <= 7'b1111111;
```

```
else
        begin
        if (uc_pilot)
        begin
         mod i <= ui_data[11] ? (~ui_data[10:0] + 1) : ui_data[10:0];
 5
         mod_q <= uq_data[11] ? (~uq_data[10:0] + 1) : uq_data[10:0];
         quadrant <= {uq_data[11], ui_data[11]};
         count <= 0;
         go <= 0;
10
        end
        else
        begin
         if (count == 0)
15
         begin
         qgti \le (mod_q > mod_i);
         modqeqi <= (mod_q == mod_i);
          i zero reg <= (mod_i == 0);</pre>
          q_zero_reg \le (mod_q == 0);
20
          add <= 0;
         go <= 1;
         count <= 1;
         end
25
         if ((count >= 3) && (count < 71))
         count <= count + 2;
         if (count == 1)
         begin
30
          go \le 0;
         if (got)
          begin
          sum <= div;
          x pow \leq div:
35
          x_sqd \le x_sqd_unshift >> 11;
          count <= 3;
         end
         end
40
         if ((count > 1) && (count < 69))
         x pow \le x pow unshift >> 11;
         if ((count > 3) && (count < 69))
         next_term <= next term unshift >> 12;
         if ((count > 5) && (count < 69))
45
         begin
         prev_sum <= sum;
         sum <= add ? (sum + next_term) : (sum - next_term);
         add <= !add:
         end
50
        end
        if (count == 67)
         sum <= (prev_sum + sum) >> 1;
        if (count == 69)
        casex ({i_zero_reg, q_zero_reg, qgti, modqeqi, quadrant})
         6'b1xx0_0x: phase <= pi_over2;
55
         6'b1xx0_1x: phase <= minus_pi_o2;
```

```
6'b01x0 x0: phase <= 0;
         6'b01x0_x1: phase <= pi;
         6'b0010 00: phase <= {2'b00, flip[11:0]};
 5
         6'b0010 01: phase <= pi - {2'b00, flip[11:0]}:
         6'b0010 10: phase <= 0 - {2'b00, flip[11:0]};
         6'b0010_11: phase <= {2'b00, flip[11:0]} - pi;
         6'b0000_00: phase <= {2'b00, sum[11:0]};
10
         6'b0000 01: phase <= pi - {2'b00, sum[11:0]};
         6'b0000_10: phase <= 0 - {2'b00, sum[11:0]}:
         6'b0000 11: phase <= {2'b00, sum[11:0]} - pi;
         6'bxxx1 00: phase <= pi over4;
15
         6'bxxx1 01: phase <= pi - pi over4:
         6'bxxx1_10: phase <= 0 - pi_over4;
         6'bxxx1_11: phase <= pi_over4 - pi;
        endcase
20
        count d1 <= count;
        qot phase \leq (count == 69);
       end
       end
25
       always @ (div)
       x sqd_unshift = div * div; // had to do this in order to stop synthesis throwing away!
       always @ (x_pow or coeff)
       next_term_unshift = (x_pow * coeff); // compass dp_cell mult_booth_csum
30
       always @ (x pow or x sqd)
       x pow_unshift = (x_pow * x_sqd); // compass dp_cell mult_booth_csum
       always @ (count d1)
35
       case (count_d1)
         3: coeff = 11'b10101010101;
         5: coeff = 11'b01100110011:
         7: coeff = 11'b01001001001;
         9: coeff = 11'b00111000111;
40
         11: coeff = 11'b00101110100;
         13: coeff = 11'b00100111011;
         15: coeff = 11'b00100010001;
         17: coeff = 11'b00011110001;
         19: coeff = 11'b00011010111:
45
         21: coeff = 11'b00011000011:
         23: coeff = 11'b00010110010:
         25: coeff = 11'b00010100011;
         27: coeff = 11'b00010010111;
         29: coeff = 11'b00010001101;
50
         31: coeff = 11'b00010000100:
         33: coeff = 11'b000011111100;
         35: coeff = 11'b00001110101;
         37: coeff = 11'b00001101110:
         39: coeff = 11'b00001101001;
55
         41: coeff = 11'b00001100100:
         43: coeff = 11'b000010111111;
```

```
45: coeff = 11'b00001011011;
         47: coeff = 11'b00001010111;
         49: coeff = 11'b00001010011;
         51: coeff = 11'b00001010000:
 5
         53: coeff = 11'b00001001101:
         55: coeff = 11'b00001001010:
         57: coeff = 11'b00001000111;
         59: coeff = 11'b00001000101:
         61: coeff = 11'b00001000011;
10
         63: coeff = 11'b00001000001;
        // 65: coeff = 11'b000001111111;
        // 67: coeff = 11'b00000111101;
        // 69: coeff = 11'b00000111011;
        // 71: coeff = 11'b00000111001;
15
        // 73: coeff = 11'b00000111000:
        // 75: coeff = 11'b00000110110;
        // 77: coeff = 11'b00000110101;
       default: coeff = 11'bx;
       endcase
20
      always @ (mod_q or mod_i or qgti)
       numer = agti? mod i: mod q;
       denom = qgti ? mod_q : mod_i;
25
      always @ (sum)
       flip = pi_over2 - sum;
30
      // always @ (got)
      // if (got)
      // $display("numer was %d, denom was %d, div then %d", numer, denom, div);
      // always @ (count)
      // if (count < 68 ) $display("as far as x to the %0d term, approx = %d", (count-6),
35
      sum);
      always @ (got_phase)
       begin: display
40
       reg [13:0] real_phase;
        if (phase[13])
        begin
        real phase = (~phase + 1);
        if (got_phase) $display("%t: got phase, phase = -%0d", $time, real_phase);
45
        end
        else
        if (got_phase) $display("%t: got phase, phase = %0d", $time, phase);
50
        end
       end // display
      endmodule
```

While this invention has been explained with reference to the structure disclosed herein, it is not confined to the details set forth and this application is intended to cover any modifications and changes as may come within the scope of the following claims:

CLAIMS

1 2

and Q data;

 A digital receiver for multicarrier signals comprising:
an amplifier accepting an analog multicarrier signal, wherein said multicarrier
signal comprises a stream of data symbols having a symbol period T _s , wherein the
symbols comprise an active interval, a guard interval, and a boundary therebetween,
said guard interval being a replication of a portion of said active interval;
an analog to digital converter coupled to said amplifier;
an I/Q demodulator for recovering in phase and quadrature components from
data sampled by said analog to digital converter;
an automatic gain control circuit coupled to said analog to digital converter for
providing a gain control signal for said amplifier;
a low pass filter circuit accepting I and Q data from said I/Q demodulator, wherein
said I and Q data are decimated;
a resampling circuit receiving said decimated I and Q data at a first rate and
outputting resampled I and Q data at a second rate;
an FFT window synchronization circuit coupled to said resampling circuit for
locating a boundary of said guard interval;
a real-time pipelined FFT processor operationally associated with said FFT
window synchronization circuit, wherein said FFT processor comprises at least one
stage, said stage comprising:
a complex coefficient multiplier; and
a memory having a lookup table defined therein for multiplicands being
multiplied in said complex coefficient multiplier, a value of each said multiplicand
being unique in said lookup table; and
a monitor circuit responsive to said FFT window synchronization circuit for
detecting a predetermined event, whereby said event indicates that a boundary between
an active symbol and a guard interval has been located.
2. The receiver according to claim 1, wherein said FFT window synchronization
circuit comprises:
a first delay element accepting currently arriving resampled I and Q data, and
outputting delayed resampled I and Q data;
a subtracter, for producing a difference signal representative of a difference

between said currently arriving resampled I and Q data and said delayed resampled I

said second delay element and data stored in said third delay element and h	it; nent; and stored in aving an
a second delay element for storing said output signal of said first circulating a third delay element receiving delayed output of said second delay element as said second delay element and data stored in said third delay element and routput representative of said statistical relationship. 3. The receiver according to claim 2, wherein said statistical relationship. 4. The receiver according to claim 1, wherein said FFT processor operations and statistical relationship. 5. The receiver according to claim 1, wherein said FFT processor operations are said statistical relationship. 5. The receiver according to claim 1, wherein said FFT processor operations are said statistical relationship. 5. The receiver according to claim 1, wherein said wherein said FFT processor operations are said statistical relationship. 6. The receiver according to claim 1, wherein said wherein said delationship said address of said memory, said address of accepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands delations incrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	nent; and stored in aving an
a third delay element receiving delayed output of said second delay element as second circuit for calculating a statistical relationship between data said second delay element and data stored in said third delay element and routput representative of said statistical relationship. 3. The receiver according to claim 2, wherein said statistical relationship. 4. The receiver according to claim 1, wherein said FFT processor operations and FFT processor operations. 5. The receiver according to claim 1, wherein said wherein said FFT processor operations are comprised an address generator for said memory, said address generator accepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands defincementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	nent; and stored in aving an
a second circuit for calculating a statistical relationship between data said second delay element and data stored in said third delay element and routput representative of said statistical relationship. 3. The receiver according to claim 2, wherein said statistical relationship. 4. The receiver according to claim 1, wherein said FFT processor operations and FFT processor operations. 5. The receiver according to claim 1, wherein said wherein said FFT processor operations accepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands defincementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	stored in aving an
said second delay element and data stored in said third delay element and receiver representative of said statistical relationship. 3. The receiver according to claim 2, wherein said statistical relationship. 4. The receiver according to claim 1, wherein said FFT processor operations. 5. The receiver according to claim 1, wherein said wherein said FFT processor operations are said represented accepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands defincementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	aving an
output representative of said statistical relationship. 3. The receiver according to claim 2, wherein said statistical rel comprises an F ratio. 4. The receiver according to claim 1, wherein said FFT processor opera 8K mode. 5. The receiver according to claim 1, wherein said wherein said FFT processor opera accepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands defincrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	
3. The receiver according to claim 2, wherein said statistical relacomprises an Firatio. 4. The receiver according to claim 1, wherein said FFT processor operations are said to said FFT processor operations. 5. The receiver according to claim 1, wherein said wherein said FFT processor operations are said address generator for said memory, said address generator accepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands definite incrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	ationship
2 comprises an F ratio. 4. The receiver according to claim 1, wherein said FFT processor opera 8K mode. 5. The receiver according to claim 1, wherein said wherein said FFT processor opera further comprises an address generator for said memory, said address gracepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands defincementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	ationship
2 comprises an F ratio. 4. The receiver according to claim 1, wherein said FFT processor opera 8K mode. 5. The receiver according to claim 1, wherein said wherein said FFT processor opera further comprises an address generator for said memory, said address gracepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands defincementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	P
5. The receiver according to claim 1, wherein said wherein said FFT profurther comprises an address generator for said memory, said address gracepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands defining incrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	
5. The receiver according to claim 1, wherein said wherein said FFT profurther comprises an address generator for said memory, said address gracepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands defining incrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	too in on
5. The receiver according to claim 1, wherein said wherein said FFT p further comprises an address generator for said memory, said address g accepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands definite incrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	tes in an
further comprises an address generator for said memory, said address gacepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands definitementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	
further comprises an address generator for said memory, said address gacepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands definitementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	rocessor
accepting a signal representing an order dependency of a currently required cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands definitementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	enerator
cand, and outputting an address of said memory wherein said currently multiplicand is stored. 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands definite incrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	multipli-
5 multiplicand is stored. 1 6. The receiver according to claim 5, wherein each said multiplicand is said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands definite incrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	required
said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands de incrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	
said lookup table in order of its respective order dependency for multiplication complex coefficient multiplier, said order dependencies of said multiplicands de incrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	atarad in
 complex coefficient multiplier, said order dependencies of said multiplicands de incrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated 	by soid
incrementation sequence, and said address generator comprises: an accumulator for storing a previous address that was generated	fining on
5 an accumulator for storing a previous address that was generated	illing an
	by soid
	by said
a circuit for calculating an incrementation value of said currently	required
8 multiplicand; and	, oquii ou
9 an adder for adding said incrementation value to said previous address	S .
 7. The receiver according to claim 6, wherein said lookup table com 	nrises a
2 plurality of rows, and said incrementation sequence comprises a plu	rality of
incrementation sequences, said multiplicands being stored in row order, whe	ainty Of
4 in a first row a first incrementation sequence is 0:	CIII
in a second row a second incrementation sequence is 1;	
6 in a third row first and second break points B1, B2 of a third increm	
7 sequence are respectively determined by the relationships	entation